EEWORLDEEWORLDEEWORLD

Part Number

Search

BC023C221KZJ9SA0

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.00022uF, Surface Mount, 0402, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC023C221KZJ9SA0 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 10% +Tol, 10% -Tol, X7R, 15% TC, 0.00022uF, Surface Mount, 0402, CHIP

BC023C221KZJ9SA0 Parametric

Parameter NameAttribute value
Objectid7109642834
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.00022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.56 mm
JESD-609 codee0
length1 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance10%
Rated (DC) voltage (URdc)25 V
size code0402
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn/Pb)
Terminal shapeWRAPAROUND
width0.5 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
Let me show you the mini fan I got as a prize: See how I used it
I got it when I participated in the Intel data download. I was a little disappointed when I received it. It's for children, what can I do with it? There is no battery or anything like that. If I disas...
wangfuchong Talking
Why can't I crack Quartus II 9.0?
I followed the instructions on the Internet to crack it but couldn't crack it, why? For details, please see [url=http://zhidao.baidu.com/question/485218890.html?quesup2]http://zhidao.baidu.com/questio...
dayuruozhi0530 FPGA/CPLD
The company has a promising future and unlimited job potential. Talented people are welcome to join.
A technology company in Beijing is recruiting [ full-time or part-time]1. Responsible for the design of RF, microwave, and millimeter wave integrated circuit chips; 2. Responsible for the testing and ...
芯2022 Recruitment
A clock rising edge error, never encountered before
filter: process(clk, rst)beginif rst = '0'thenstfil_outQ(17 downto 0)'0');elsif RISING_EDGE(clk) thenif fil_ready = '1' thenfil_cntproduct_Q '0');sum_Q '0');fil_ramQ_rdaddrsignaltap_rom_addr '0');stel...
eeleader FPGA/CPLD
【Uncle T's Library】Sharing Transformer-related Information
[i=s]This post was last edited by tyw on 2015-12-23 09:53[/i] :) Here is a batch of transformer related information. Friends who are learning this knowledge can download and have a look~~ [url=https:/...
tyw Power technology
I would like to ask about the second and third function selection of IO
I would like to ask, in my msp430x24x.h header file, there is only the definition of PxSEL for IO function selection.For example, P1SEL#define P1SEL_ (0x0026) /* Port 1 Selection */DEFC( P1SEL , P1SEL...
grant_alex Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2016  422  317  1336  1884  41  9  7  27  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号