EEWORLDEEWORLDEEWORLD

Part Number

Search

BC023C221MZJ1AA3

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.00022uF, Surface Mount, 0402, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC023C221MZJ1AA3 Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.00022uF, Surface Mount, 0402, CHIP

BC023C221MZJ1AA3 Parametric

Parameter NameAttribute value
Objectid7109642889
package instruction, 0402
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.00022 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.56 mm
JESD-609 codee0
length1 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance20%
Rated (DC) voltage (URdc)25 V
size code0402
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin/Lead (Sn60Pb40)
Terminal shapeWRAPAROUND
width0.5 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
Does anyone have information on using vhdl to design a CPU?
Does anyone have information on designing a CPU using vhdl? I need an instruction set, preferably a complete version!...
yyxl FPGA/CPLD
Using C# to create a subtitle display screen saver
[i=s]This post was last edited by paulhyde on 2014-9-15 09:20[/i]This article introduces how to use C# to create a screen saver. This screen saver imitates the subtitle screen saver that comes with th...
dtcxn Electronics Design Contest
Thoughts triggered by the sale of Chengxin
In the past year, China's IC industry has been quite turbulent, with news of mergers and acquisitions coming one after another. Intersil acquired Panda Microelectronics, MediaTek acquired Aoste, Morni...
天天谈芯 Analog electronics
STM32 SPI operation AD9854
RT, according to AD official manual, the board also uses the schematic diagram of the official evaluation board, using SPI serial interface, the main initialization procedure is as follows, there is n...
TDB stm32/stm8
24lc256 eeprom page write problem
Hello everyone, I am using 24lc256 eeprom. Byte write/read are fine, but page write has problems. Can anyone help me? Thanks. According to the timing diagram, there should be the following 7 steps: 1)...
goout Embedded System
[Low power consumption] FPGA low power consumption design of pipeline
Adding register level to the combinational logic to form a pipeline reduces the generation and propagation of signal glitches, thereby reducing the dynamic power consumption of FPGA. The power consump...
cillyfly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1385  2898  2051  518  2627  28  59  42  11  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号