510QCB-CBAG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 510QCB-CBAG

Preview

510QCB-CBAG: Descriptionosc prog 2.5V cmos 20ppm 3.2x5mm; CategoryPassive components; File Size1MB，26 Pages; ManufacturerSilicon; Environmental Compliance

Download Datasheet View All

510QCB-CBAG Overview

osc prog 2.5V cmos 20ppm 3.2x5mm

Preview

Download Datasheet

View All

S i 5 1 0 / 5 11

R YS TA L

SCILLATOR

(XO) 100 kH

Features



250 MH



Supports any frequency from



100 kHz to 250 MHz



Low jitter operation

2 to 4 week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and



DLD

On-chip LDO regulator for power



supply noise filtering



3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Runt suppression on OE and

power on

Industry standard 5 x 7 and

3.2 x 5 mm packages

Pb-free, RoHS compliant

–40

to 85

C operation

Si5602

Applications

SONET/SDH/OTN



Gigabit Ethernet



Fibre Channel/SAS/SATA



PCI Express



Ordering Information:

See page 14.

3G-SDI/HD-SDI/SDI



Telecom



Switches/routers



FPGA/ASIC clock generation



Pin Assignments:

See page 12.

Description

The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology

to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO

where a different crystal is required for each output frequency, the Si510/511

uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to

generate any frequency across this range. This IC-based approach allows

the crystal resonator to provide enhanced reliability, improved mechanical

robustness, and excellent stability. In addition, this solution provides superior

supply noise rejection, simplifying low jitter clock generation in noisy

environments. Crystal ESR and DLD are individually production-tested to

guarantee performance and enhance reliability. The Si510/511 is factory-

configurable for a wide variety of user specifications, including frequency,

supply voltage, output format, output enable polarity, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long

lead times and non-recurring engineering charges associated with custom

frequency oscillators.

GND

CLK

Si510 (CMOS)

GND

CLK–

CLK+

Functional Block Diagram

Si510(LVDS/LVPECL/HCSL/

Dual CMOS)

CLK–

CLK+

Low Noise Regulator

Fixed

Frequency

Oscillator

Any-Frequency

0.1 to 250 MHz

DSPLL

Synthesis

CLK+

CLK–

GND

Si511(LVDS/LVPECL/HCSL/

Dual CMOS)

Rev. 1.2 7/15

Si510/511

Recommended Resources

Disconnected anti-theft alarm circuit (1)

±18V regulated power supply circuit

Low cost alarm circuit

CNC display stabilized power supply circuit diagram b

Telephone automatic trial dialing controller circuit diagram

Flash adds automatic dimming function

EVC cannot connect to EMULATOR. What is the reason? There is no problem with my installation sequence.: I don't know what the reason is. I just fixed it. I searched a lot of information on the Internet to solve it, but it still doesn't work. Can any senior help me solve it? Thank you again... When insta...; businiao0002007 Embedded System

Discussion on the parity bit of the serial port: I encountered a strange phenomenon these days. I used the Maxim 6543 chip. During the serial communication debugging process, I set the serial mode to have parity bit. There was no problem communicati...; newnew0601 MCU

VHDL-CPLD Design of Simple Universal PCI Interface: [b]摘要： [/b]从PCI时序分析入手，重点阐述了PCI通用的状态机设计，说明了用VHDL语言来实现本PIC通信状态机的软件设计以及进行MaxPlusII验证的程序和方法。用该方法所设计的接口既可支持PCI常规传输，又可支持PCI猝发传输。[b]关键词： [/b]PCI时序 CPLD器件状态图 VHDL语言 PCI猝发传输用CPLD设计所构成的CPI接口系统具有简洁、可靠等优点，是一种行之有...; maker FPGA/CPLD

Nice skin: The turtle was crawling on the beach. Not far ahead, he saw an egg and started chatting with it.Hey, how are you? I noticed your skin is so elastic today. Where did you go for beauty treatment?The egg...; biaochen Talking

Why is this NMOS regulator connected like this?: [i=s] This post was last edited by elec32156 on 2017-8-3 17:57 [/i] As shown in the figure, this is a transistor charging circuit, U303 is a charging transistor, Q301 is an NMOS, the principle should ...; elec32156 Power technology

LPC1343 feature learning 1, USB ISP download: After reading the data sheet for a few times, I suddenly found that LPC343 actually supports USB ISP download. In other words, you don't need any downloader or debugger, just a USB port to download th...; tagetage NXP MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components