EEWORLDEEWORLDEEWORLD

Part Number

Search

510MCA-CAAG

Description
osc prog 3.3V cmos 20ppm 5x7mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510MCA-CAAG Overview

osc prog 3.3V cmos 20ppm 5x7mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
Why can't my 51 output a 125K square wave?
I use the following program to output a 125K square wave, but the output is a 50K square wave. I don't know why. The oscilloscope I use is a 20M dual-core oscilloscope from CALTEK, model number is CA8...
qq205 51mcu
Technical Characteristics of ADSL
The technical features of ADSL are as follows: (1) High-speed transmission. It provides asymmetric transmission bandwidth for upstream and downstream, with the maximum downstream speed reaching 8Mbps ...
inoint98 RF/Wirelessly
MCUXpresso IDE 10.0.2.411 compiles bluetooth example error
Import the Bluetooth examples from SDK. MCUXpresso IDE 10.0.2.411 Compile error. Description Resource Path Location Type 'BD_ADDR' undeclared here (not in a function) ble_controller_task.c /frdmkw41z_...
lvqy NXP MCU
DS1302+LCD1602 display perpetual calendar clock+button time adjustment
I don't know what's wrong with my program. It can't display the time and displays wrong characters on the LCD screen. Please help me :Cry: The program is as follows: #include #include typedef unsigned...
暴风雪AJ 51mcu
Interrupt Marker
StartFragmentHow to transfer the value calculated in the stm32f10x_it.c interrupt function to the main.c file to use it , that is, mark the number of interrupts and then use it in main.c Use extern or...
duzhiming stm32/stm8
Code Help 1
process(clk) begin --if (rising_edge(clk)) then if count< 4999999 then count<=count+1 ; else outled<= not outled; count<=0; end if; --end if; end process; 50MHZ CLK Without if (rising_edge(clk)), the ...
4027379 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 329  2046  941  1564  708  7  42  19  32  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号