BF040-17C-B1-0400-0260-0500-LB datasheet, PDF

BF040-17C-B1-0400-0260-0500-LB: DescriptionBoard Connector, 17 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal,; CategoryThe connector The connector; File Size99KB，1 Pages; ManufacturerGlobal Connector Technology; Environmental Compliance

Download Datasheet Parametric View All

BF040-17C-B1-0400-0260-0500-LB Overview

Board Connector, 17 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1541518275
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	7.2
body width	0.078 inch
subject depth	0.078 inch
body length	1.339 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN
DIN compliance	NO
Dielectric withstand voltage	500VAC V
Filter function	NO
IEC compliance	NO
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	LIQUID CRYSTAL POLYMER
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.078 inch
Plug information	MULTIPAL MATING PARTS AVAILBLE
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	STAGGERED
PCB contact row spacing	3 mm
Rated current (signal)	2 A
Guideline	UL
Terminal pitch	4 mm
Termination type	SURFACE MOUNT
Total number of contacts	17
UL Flammability Code	94V-0

What should I do if Quartus cannot open Modelsim simulation?: I am a beginner at FPGA. I have installed and cracked Modelsim. But when I try to simulate, this happens. The path is clearly set. Why doesn't it work? As shown in the figure...; 扶摇- FPGA/CPLD

A novice needs help and wants to understand the connection between EVC and ActiveSync: I want to use ActiveSync to check the results of the program in EVC, but I can't connect. It always says timeout. I have selected POCKET PC2003, but it still doesn't work. Please give me some advice. ...; fruitivy Embedded System

EEWORLD University Hall----TI Beijing Industrial Application Seminar: TI Beijing Industrial Application Seminar : https://training.eeworld.com.cn/course/4169...; hi5 Talking

100pcs Sandisk 4g SD RMB15 card second wave: The first batch of 18 PCS has been sold out: [url]https://bbs.eeworld.com.cn/thread-419050-1-1.html[/url] I have contacted the courier to pick up the items at night. In total, I am working for the cou...; hhucwyd Buy&Sell

[Project source code] Mif wizard/mif (coe) file generator based on FPGA: In actual projects, we often use mif (or coe) files to initialize ROM, but it is cumbersome to write mif (or coe) files by ourselves, and sometimes we may not write them correctly. Here we provide a m...; 小梅哥 FPGA/CPLD

【Contribute to C2000】Classic DSP library: Classic DSP library...; 0212009623 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components