EEWORLDEEWORLDEEWORLD

Part Number

Search

511BCB-ABAG

Description
osc prog 3.3V lvds 20ppm 3.2x5mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

511BCB-ABAG Overview

osc prog 3.3V lvds 20ppm 3.2x5mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
TI's new low-cost PCI Express x1 physical layer device XIO1100 enters volume production
Texas Instruments (TI) has announced that the new PCI Express x1 physical layer ( PHY ) device XIO1100 will be put into full production. XIO1100 can well meet the market demand for low-cost PCIe endpo...
amethyst Automotive Electronics
ADUCM360 ADUCM361 Minimum System Board Design Files
I recently drew a minimum system board for ADUCM36X, and I share the files here for those who need it. Schematic diagramPCB diagramSoldered physical diagramSchematic diagram of the connection through ...
littleshrimp ADI Reference Circuit
Received the prize from EEWORLD, thank you admin
I am very excited and wish EEWORLD further progress! :victory:...
jxb01033016 Talking
(LATTICE's CPLD device) How to constrain the internal frequency division signal to the global network?
The main clock used inside the CPLD is an asynchronous frequency-divided clock of the global clock pin input clock. How to constrain this clock to the global clock network, or how to call the BUFG pri...
danielzhoufeng FPGA/CPLD
Disassembly of Taiwan TES-1316 temperature meter with temperature recording function
This watch looks relatively new, but it has a problem. I tried to fix it but failed, so I took it apart to show you.This meter supports 2-way thermocouple input, 4600 data records, and USB/RS232 commu...
littleshrimp Test/Measurement
An IC design company in Hefei is recruiting talents (including fresh graduates)
Our company (an IC design company in Hefei) is looking to recruit the following personnel: 1. Senior Hardware Engineer: (5 people) Main Responsibilities: 1. Design, integration, debugging and maintena...
ANDY999 Recruitment

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2037  1909  539  2564  1343  41  39  11  52  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号