EEWORLDEEWORLDEEWORLD

Part Number

Search

510SBA-AAAG

Description
osc prog 1.8V cmos 25ppm 5x7mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510SBA-AAAG Overview

osc prog 1.8V cmos 25ppm 5x7mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
In the company, are algorithm implementation, program optimization, and DSP system configuration done by different people?
My current topic is to design a DSP-based image processing system. My teacher has a DSP platform and an industrial camera, but I need to do the configuration work by myself. So my work is not only abo...
010203www Embedded System
It's getting colder and raining, so my feet are cold.
I bought hiking shoes on Double 11 last year. The quality was not good. After wearing them for two months, the "genuine cowhide" had a big hole. I patched it with needle and thread myself. Then water ...
经世致用 Talking
Essential material for DIY enthusiasts 2. Fall in love with making special edition: 120 wonderful making projects
[align=center][size=4][color=#0000ff][b]Essential information for DIY enthusiasts 2. Fall in Love with Making Special Edition: 120 Wonderful Making Projects[/b][/color][/size][/align] [size=4][color=#...
tiankai001 Energy Infrastructure?
Redefining the retail experience: Four opportunities for RF technology
The global coronavirus crisis is putting unprecedented pressure on the retail industry. Physical retail spaces such as grocery stores and pharmacies require new protocols to ensure the safety of custo...
dancerzj RF/Wirelessly
Purgatory Legend-PLL War
[i=s]This post was last edited by Brother Meng Yi on 2015-7-8 11:46[/i] [align=left]After the previous learning, I believe everyone has mastered the basic operation of the software and the basic desig...
梦翼师兄 FPGA/CPLD
The header file cannot be opened when compiling 2812c language
When I compile with 2812c language, the header file cannot be opened. The error is as follows:\"pmsm.c\", line 24: fatal error: could not open source file \"DSP281x_Device.h\"1 fatal error detected in...
wangmengjun123 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 951  2522  2092  2253  1869  20  51  43  46  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号