EEWORLDEEWORLDEEWORLD

Part Number

Search

510FCA-AAAG

Description
osc prog 2.5V lvds 20ppm 5x7mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510FCA-AAAG Overview

osc prog 2.5V lvds 20ppm 5x7mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
I'm back again
Comrades, I am back again. After half a month of searching, I finally found a company again after resigning and graduating. Haha, it is the Internet of Things industry that I like....
651076842 Microcontroller MCU
My opinion on Hercules
I learned a lot from watching the video of Hercules! It turns out that MCU can also be done like this, one is placed upright, and the other is rotated 90 degrees in a mirror image, and hardware error ...
sblpp Microcontroller MCU
Notice: EEWORLD new login/registration method is online!
[size=4]{:1_102:}[color=#ff0000][b]EEWORLD's new login/registration method is now online! [/b][/color] What's changed? Let's follow the manager to learn about it~[b][color=#000080]1. The new login/reg...
okhxyyo Suggestions & Announcements
dsp-serial port assistant-labview experiment video, today I finally figured out how to display dsp data in labview!!!
I just learned about LabVIEW. I used to have a deep understanding of Matlab. I think LabVIEW is very useful for learning or developing products based on embedded devices. [[i] This post was last edite...
平湖秋月 Microcontroller MCU
[Blog Help Post] How to set a personal avatar
[color=blue][font=宋体]1) After opening a space, you will definitely want to set a cool avatar for yourself. In the settings of personal space[/font][font=宋体], your personalized needs can be met. After ...
小娜 Suggestions & Announcements
Design of frequency division and distribution of high frequency clock based on FPGA
[font=宋体][b]Abstract: [/b][/font]This paper introduces a new high-frequency clock fan-out circuit designed to provide a time reference for the front-end electronics module of a PET (positron emission ...
maker FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 987  1744  1734  2298  2546  20  36  35  47  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号