EEWORLDEEWORLDEEWORLD

Part Number

Search

510ACB-BAAG

Description
osc prog 3.3V lvpecl 20ppm 5x7mm
CategoryPassive components   
File Size1MB,26 Pages
ManufacturerSilicon
Environmental Compliance  
Download Datasheet View All

510ACB-BAAG Overview

osc prog 3.3V lvpecl 20ppm 5x7mm

S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
Ambarella A7L30 driving recorder circuit (schematic diagram + PCB source file)
A driving recorder is an instrument that records images, sounds and other related information while a vehicle is driving. After installing a driving recorder, it can record the video images and sounds...
cardin6 Creative Market
Problems with writing batch mac addresses
Everyone: I used a program to write mac to the registry. I checked the registry and it has been written, but the ipconfig output is inconsistent. What method do you generally use to write batch mac ad...
wwbinghai Embedded System
Ardence RTX development exchange group: 2689390, welcome friends to join, communicate and learn together!
Ardence RTX development exchange group: 2689390. Welcome friends to join, communicate and learn together! Those who like it will get points!...
zhangyi317 Embedded System
I'm new to this circuit diagram, please help me
Please help me split the two diagrams. In LOC1, EA, EB, EC are three-phase power supplies A, B, C, and the phase-to-phase voltage is 380V. What are the outputs of J3-6, J3-8, and J3-10, and how do the...
michaelzhang Analog electronics
Problems with just learning C programming
Figure 1 I don't know how to type the bracket after include. The bracket I typed is as shown in Figure 2. It's not right. Please give me some advice. I'm a rookie and I'd like to thank you....
NJMKL 51mcu
The difference between FPGA schematic input method and vhdl
When is a schematic used? Can VHDL replace a schematic? The schematic input method can only provide basic logical operations?...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2782  2690  90  1620  329  57  55  2  33  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号