524-100.0M-520D-10-TR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 524-100.0M-520D-10-TR

524-100.0M-520D-10-TR: DescriptionHCMOS/TTL Output Clock Oscillator; CategoryPassive components oscillator; File Size136KB，2 Pages; ManufacturerOscilent; Websitehttp://www.oscilent.com; Environmental Compliance

Download Datasheet Parametric View All

524-100.0M-520D-10-TR Overview

HCMOS/TTL Output Clock Oscillator

524-100.0M-520D-10-TR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1362126794
Reach Compliance Code	compliant
Other features	TR
Ageing	1 PPM/YEAR
Maximum control voltage	4.5 V
Minimum control voltage	0.5 V
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	10 ppm
frequency stability	2%
Installation features	SURFACE MOUNT
Number of terminals	14
Nominal operating frequency	100 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	HCMOS/TTL
physical size	18.3mm x 11.7mm x 4.7mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES

Preview

Download Datasheet

View All

Oscilent Corporation | 521 - 524 Series TCXO - Temperature Compensated Crystal Oscill... Page 1 of 2

TXCO Surface Mount

Series Number

Package

Description

Last Modified

521 ~ 524

FEATURES

14 Pin DIP Low Profile SMD

HCMOS / TTL / Clipped Sine

Jan. 01 2007

- High stable output over wide temperature range

- 4.7mm height max low profile TCXO

- Industry standard DIP 14 pin lead spacing

- RoHs / Lead Free compliant

OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS

PARAMETERS

Output

Frequency Range

CONDITIONS

Load

Output

Level

Low

Vs. Temp Range

Frequency Stability

Vs. Input Voltage (5%)

Vs. Load

Vs. Aging (@+25°C)

Input

Frequency Adjustment

Rise Time / Fall Time

Duty Cycle

Storage Temperature

Voltage Control Range

Voltage

Current

(TSTG)

10 max.

50 ±10% max.

-40 ~ +85

2.5 VDC ±2.0 Positive Transfer Characteristic

20 max. / 40 max.

±3.0 min.

High

521

TTL

522

HCMOS

1.20 ~ 100.0

10TTL Load or 15pF HCMOS Load

Max.

2.4 VDC

min.

0.4 VDC

max.

VDD -0.5 VDC

min.

0.5 VDC max.

See Table 1

±0.5 max.

±0.3 max.

±1.0 per year

+5.0 ±5% / +3.3 ±5%

3 max.

PPM

VDC

PPM

°C

523

Clipped Sine

9.60 ~ 35.0

10K ohm // 10pF

524

Compatible*

1.20 ~ 100.0

UNITS

MHz

1.0 Vp-p min.

*Compatible (524 Series) meets TTL and HCMOS mode simultaneously

TABLE 1 - FREQUENCY STABILITY - TEMPERATURE TOLERANCE

P/N Code

Temperature

Range

0 ~ +50

-10 ~ +60

-10 ~ +70

-20 ~ +70

-30 ~ +60

-30 ~ +70

-30 ~ +75

-40 ~ +80

Frequency Stability (PPM)

1.5

2.0

2.5

3.0

3.5

4.0

4.5

5.0

available all

Frequency

avail up to 25MHz

only

Recommended Resources

Output 12V, 2A DC regulated power supply circuit

25W DC power amplifier circuit

Homemade high-fidelity fever HI-FI amplifier 01

Variable frequency warning circuit circuit diagram

Lebao CFXB100-6 to CFXB130-6 thermal insulation electronic multi-purpose rice cooker circuit diagram

555 driverless car circuit

Master's thesis: Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...; shanshixin1983 FPGA/CPLD

System clock tick: Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...; 使者0123 Embedded System

"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf: "Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...; 雷北城 FPGA/CPLD

(50 points) Detailed steps for developing with SQL CE in EVC, preferably with examples: I want to know the detailed steps of using SQL CE to develop in EVC. It is better to have examples. I have never worked on databases and don't quite understand the process of database development. Now...; afobbi Embedded System

Apply for a ZVS buck regulator for free, first come first served!: [align=left][font=微软雅黑][size=3]Hurry up and click on the link below to apply! [/size][/font][/align][align=left][font=微软雅黑][size=3] [/size][/font][/align][align=left][url=http://www.vicorpower.com/zh-...; eric_wang Power technology

Verilog introductory materials: Good Verilog introductory information, for reference only!...; lwen9413 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components