EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-0162CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001KG-0162CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-0162CDI8 - - View Buy Now

8N4Q001KG-0162CDI8 Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Using IO ports to communicate with PLC (Part 1)
1.Introduction When there are insufficient communication ports between PLCs with transistor outputs , you can consider using IO ports to establish point-to-point communication. ★This method is only ap...
totopper Industrial Control Electronics
After connecting and routing in Mentor xPedition, guide lines still exist. What's going on?
I use Mentor Xpedition to draw a circuit board. After routing a device, the network guide line still exists. What's going on?...
lingxin130 PCB Design
Is there a way to find out whether the time slice of this thread has been seized by other threads during its execution?
Assume that a thread needs a relatively long time to start running after it is ready, about 500ms. If this process is preempted by other threads, we must find a way to let this thread know that it has...
beiyouwx Embedded System
National Undergraduate Electronic Design Competition
[i=s] This post was last edited by paulhyde on 2014-9-15 03:59 [/i] National Undergraduate Electronic Design Competition Information...
489476722 Electronics Design Contest
Ask about SetFilePointer and IRP_MJ_SET_INFORMATION
I intercepted IRP_MJ_SET_INFORMATION in my file filter driver. Why can't IRP_MJ_SET_INFORMATION be intercepted in my file filter driver after calling SetFilePointer at the user level? I used FileSpy a...
wrerer Embedded System
EVC connection SQLCE has problems: recordset open method always prompts: first-chance exception in XX.exe: 0X0
There is a problem when EVC connects to SQLCE: the open method of recordset always prompts: first-chance exception in XX.exe: 0X00000f0: stack overflow. The program is as follows CVOConnection* m_Conn...
muxuchen Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2529  1269  759  347  2305  51  26  16  7  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号