EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001EG-0003CDI

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001EG-0003CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001EG-0003CDI - - View Buy Now

8N4Q001EG-0003CDI Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
LED special display system looking for outsourcing
[color=#000][font=微软雅黑]My research group currently has a project that requires customized control of LEDs, including circuit design, control system development, host computer development, etc., to for...
wangcy123 Recruitment
Looking for cracks for Quartus 11.0 sp1
I saw that 11.0 had a SP1 patch, so I downloaded it and installed it. I spent a few hours building a qsys project, assigning pins, and compiling and synthesizing it, but I found that the 11.0 license ...
longhaozheng FPGA/CPLD
2012 Brilliant Bloom 2012 Sixth Shanghai Smart Home Exhibition
TO: Exhibition Manager FORM: Zhou Yang 15821828727 2012 Brilliant Bloom The 2012 6th Shanghai Smart Home Exhibition was held at the Shanghai World Expo Center from September 19 to 22, 2012. At present...
hszhouy DIY/Open Source Hardware
After seeing the news of the twelfth suicide at Foxconn, I felt like I was going to collapse
When I saw the news of the twelfth suicide at Foxconn, I felt like I was going to collapse. Are you really that desperate? I sincerely hope this ends here....
向农 Talking about work
Bill Gates' Keynote Speech at the Road to Success Conference
(October 18, 2001, Shanghai International Equatorial Hotel)Good morning!I am very excited to be here today because I have this opportunity to share with you the vision of the software industry in the ...
hkn Talking
DCM issues in ISE9.2
I installed the ISE9.2 version. When I was using the phase-locked loop, I looked for it in the IP core. I didn't find it. But I searched online and found the primitives I needed to use. I found the co...
ottomia FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2718  706  314  2366  2857  55  15  7  48  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号