A1240A-1PQ144C datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> A1240A-1PQ144C

A1240A-1PQ144C: DescriptionField Programmable Gate Array, 684 CLBs, 4000 Gates, 80MHz, 684-Cell, CMOS, PQFP144, PLASTIC, QFP-144; CategoryProgrammable logic devices Programmable logic; File Size2MB，54 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

A1240A-1PQ144C Overview

Field Programmable Gate Array, 684 CLBs, 4000 Gates, 80MHz, 684-Cell, CMOS, PQFP144, PLASTIC, QFP-144

A1240A-1PQ144C Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1822038851
package instruction	QFP, QFP144,1.2SQ
Reach Compliance Code	unknown
Other features	PLD EQUIVALENT GATES=10000
maximum clock frequency	80 MHz
Combined latency of CLB-Max	4.3 ns
JESD-30 code	S-PQFP-G144
JESD-609 code	e0
length	28 mm
Humidity sensitivity level	3
Configurable number of logic blocks	684
Equivalent number of gates	4000
Number of entries	104
Number of logical units	684
Output times	104
Number of terminals	144
Maximum operating temperature	70 °C
Minimum operating temperature
organize	684 CLBS, 4000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP144,1.2SQ
Package shape	SQUARE
Package form	FLATPACK
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.1 mm
Maximum supply voltage	5.25 V
Minimum supply voltage	4.75 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	28 mm

Preview

Download Datasheet

View All

Revision 8

ACT 2 Family FPGAs

Features

• Up to 8,000 Gate Array Gates

(20,000 PLD equivalent gates)

• Replaces up to 200 TTL Packages

• Replaces up to eighty 20-Pin PAL

Packages

• Design Library with over 500 Macro Functions

• Single-Module Sequence Functions

• Wide-Input Combinatorial Functions

• Up to 1,232 Programmable Logic Modules

• Up to 998 Flip-Flops

Table 1 • ACT 2 Product Family Profile

Device

Capacity

Gate Array Equivalent Gates

PLD Equivalent Gates

TTL Equivalent Package

20-Pin PAL Equivalent Packages

Logic Modules

S-Module

C-Module

Flip-Flops (maximum)

Routing Resources

Horizontal Tracks/Channel

Vertical Tracks/Channel

PLICE Antifuse Elements

User I/Os (maximum)

Performance

16-Bit Prescaled Counters

16-Bit Loadable Counters

16-Bit Accumulators

Packages

CPGA

PLCC

PQFP

VQFP

TQFP

CQFP

PG100

PL84

PQ100

VQ100

–

PG132

PL84

PQ144

–

TQ176

–

PG176

PL84

PQ160

–

TQ176

CQ172

105 MHz

70 MHz

39 MHz

100 MHz

69 MHz

38 MHz

85 MHz

67 MHz

36 MHz

250,000

400,000

104

750,000

140

2,500

6,250

451

231

220

382

4,000

10,000

100

684

348

336

568

8,000

20,000

200

1,232

624

608

998

A1225A

A1240A

A1280A

• Datapath Performance at 105 MHz

• 16-Bit Accumulator Performance to 39 MHz

• Two In-Circuit Diagnostic Probe Pins Support Speed

Analysis to 50 MHz

• Two High-Speed, Low-Skew Clock Networks

• I/O Drive to 10 mA

• Nonvolatile, User Programmable

• Logic Fully Tested Prior to Shipment

• 1.0 micron CMOS Technology

Notes:

1. Performance is based on –2 speed devices at commercial worst-case operating conditions using PREP Benchmarks, Suite #1,

Version 1.2, dated 3-28-93. Any analysis is not endorsed by PREP.

2. See the

"Product Plan" on page III

for package availability.

January 2012

ACT 2 Family FPGAs

Table of Contents

ACT 2 Family Overview

General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1

Detailed Specifications

Operating Conditions

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

ACT 2 Timing Model

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-7

Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-21

Package Pin Assignments

PL84 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

PQ100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-3

PQ144 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-5

PQ160 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-7

VQ100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-9

CQ172 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-14

PG100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-16

PG132 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-18

PG176 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-20

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-1

Datasheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2

Safety Critical, Life Support, and High-Reliability Applications Policy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4-2

Revision 8

Recommended Resources

6V, 9V adjustable current circuit

Electric contact pressure gauge liquid level automatic control circuit 2

Hall effect compass circuit diagram

Simple constant current charger circuit diagram

Audio amplifier with treble and bass control

Two circuits for modeling the behavior of a two-input AND gate: Behavioral modeling sequential logic circuit:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge ...; zxopenljx FPGA/CPLD

BOOST burns out the driver chip: I made a BOOST circuit, which charges a 24V battery after boosting. The PWM signal is given by the microcontroller. The problem now is that after the circuit runs normally, it can charge the battery, ...; jishuaihu Power technology

Seven-segment LED display decoder frequency problem: Why do all lights become brighter when the frequency is too high? Thank you...; shen2089 Embedded System

Last two days! Application channel for GigaDevice GD32307E-START and GD32450I-EVAL evaluation will be closed soon, hurry up and get on board: GD32307E-STARTApply for free evaluation GigaDevice GD32307E-START Development Board Recommendation GigaDevice GD32307E-START Development Board is equipped with GD32 ARM Cortex-M4 microcontroller mains...; okhxyyo Domestic Chip Exchange

About MSP430 general I/O port settings: The best way is to read the introduction and understand the program 　　External interrupt is the lowest priority interrupt of MSP430 and it is a maskable interrupt. It is relatively simple to use. 　　1....; 火辣西米秀 Microcontroller MCU

Archive Room Temperature and Humidity Environment Digital System: Archives comprehensive monitoring system square case BookCopyright(C)2012Jiuchunjian TechnologyEditor: Jiu Chunjian Liu Chongqing1. Intelligent temperature and humidity monitoring is the inevitable tr...; l380730475 Industrial Control Electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components