530AB1244M00BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB1244M00BGR

530AB1244M00BGR: DescriptionLVPECL Output Clock Oscillator, 1244MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB1244M00BGR Overview

LVPECL Output Clock Oscillator, 1244MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB1244M00BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1244 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Do you know about NXP battery cell controller?

A crystal controlled local oscillator circuit diagram

Shaver charger circuit

Electronic acupoint physiotherapy device circuit

Temperature alarm with adjustable threshold

LED flasher using programmable unijunction transistor

Help, how to connect FPGA-to-SDRAM to qsys, and how to read and write data to FPGA.: First, let me talk about my ideas. If I say something wrong, I hope you can help correct it: 1. Reserve a space in the DDR of the hps end, specifically set uboot bootargs mem=512M. 2. Then the fpga re...; tc317891209 FPGA/CPLD

Regarding the problem of sources.cmn and sources, please help me, thank you!: Hello everyone, may I ask: 1. What is the difference between sources.cmn and sources? 2. What do these environment variables in sources.cmn represent? ? ? I hope everyone can give a comment! ! ! ! ! T...; xiaoyevinne Embedded System

Question: How to access arm7 IO port?: I'm currently using LPC2220, a Philips model. There are 4 GPIO ports, P0 to P3. How do I access the P3 port? For example, how do I set pin P3.27 to 0 or 1?...; painache ARM Technology

Delay according to the timer value: Given that TH2 and TL2 are the timing values for a workpiece to rotate one circle, and I want to sample 128 points equidistantly on the workpiece, then the interval between two sampling points is obta...; lzj000008 Embedded System

In the driver loader, after StartService(), GetLastError() returns 3 errors (〖3〗-The system cannot find the specified path.): In the driver loader, [color=#FF0000] after StartService(), GetLastError() returns 3 (〖3〗-The system cannot find the specified path.) [/color][b][/b] When running in a virtual machine, it is fine at t...; 0211liucheng Embedded System

Let's also show you DIY, a multifunctional clock made of 160*80 with touch LCD module~~~~~~: Haha, actually I bought this screen during the e-sports competition last year, and I just happened to use it, but I used it very simply, so I feel a bit disappointed.I just made a complete module. Som...; anqi90 DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components