353-1-016-0-T-RT0-0600 datasheet, PDF

353-1-016-0-T-RT0-0600: DescriptionBoard Connector, 16 Contact(s), 1 Row(s), Male, Straight, 0.039 inch Pitch, Surface Mount Terminal; CategoryThe connector The connector; File Size253KB，6 Pages; ManufacturerMPE-Garry GmbH

Download Datasheet Parametric View All

353-1-016-0-T-RT0-0600 Overview

Board Connector, 16 Contact(s), 1 Row(s), Male, Straight, 0.039 inch Pitch, Surface Mount Terminal

Parameter Name	Attribute value
Objectid	309007010
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	8.3
body width	0.043 inch
subject depth	0.11 inch
body length	0.63 inch
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact style	SQ PIN-SKT
Dielectric withstand voltage	250VAC V
Filter function	NO
insulator material	POLYETHYLENE
Plug contact pitch	0.039 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	3.75 mm
Rated current (signal)	1 A
Guideline	UL
Terminal pitch	0.079 mm
Termination type	SURFACE MOUNT
Total number of contacts	16
UL Flammability Code	94V-0

430 wind and solar system: Dear masters:I recently wanted to use 430 to do a project, and I thought of using LED lights as the load of the scenery system.Please help me analyze whether this project is innovative. In addition, w...; sunxg Microcontroller MCU

I found that the playback speed of 91program's gif animation class is too slow. Is there any solution?: My environment is WinCE5.0. I used the gif animation class from the 91program blog: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx. When playing the animation, I found that the play...; 天津MC Embedded System

Design and Implementation of Xilinx PCI Express Core Bus Interface Master DMA: Xilinx's Virtex-5/6/7 series FPGAs provide PCIE IP cores, which solidify the relevant designs of the physical layer and data link layer in the core and open the transaction layer interface to users. W...; happyeveryday FPGA/CPLD

Design and simulation of LC balun: [i=s]This post was last edited by qwqwqw2088 on 2019-11-21 11:52[/i]Balun (Balun: Balance-UnBalance) can achieve the conversion between single-ended and differential structures. However, the cheapest ...; qwqwqw2088 RF/Wirelessly

【Silicon Labs Development Kit Review 01】+_PG22 Preliminary Study: [i=s]This post was last edited by jone5 on 2021-7-27 21:58[/i]The purpose of applying for this kit is to make a tooling fixture, with the goal of understanding the chip's additional clock, IO, ADC, PW...; jone5 Development Kits Review Area

About Graduate Supervisors: What are your graduate supervisors like? My supervisor is very nice and responsible to me. I don’t know if he is too responsible or if he is bored at home, but he criticized me harshly when he was hel...; hellomankind Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components