EEWORLDEEWORLDEEWORLD

Part Number

Search

3640F2K00562KBC

Description
Ceramic Capacitor, Multilayer, Ceramic, 2000V, 10% +Tol, 10% -Tol, BX, -/+15ppm/Cel TC, 0.0056uF, 3640,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

3640F2K00562KBC Overview

Ceramic Capacitor, Multilayer, Ceramic, 2000V, 10% +Tol, 10% -Tol, BX, -/+15ppm/Cel TC, 0.0056uF, 3640,

3640F2K00562KBC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid867867159
package instruction, 3640
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL0
capacitance0.0056 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
length9.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk Cassette
positive tolerance10%
Rated (DC) voltage (URdc)2000 V
size code3640
surface mountYES
Temperature characteristic codeBX
Temperature Coefficient15% ppm/°C
Terminal shapeWRAPAROUND
width10.16 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
EEWORLD University Hall ---- Altera 2014 Technology Tour (4) Enpirion Power Solutions Solve FPGA Power Supply Challenges
Altera 2014 Technology Tour (4) Enpirion Power Solutions Solve FPGA Power Supply Challenges : https://training.eeworld.com.cn/course/2034Altera 2014 Technology Tour (4) Enpirion Power Solutions Solve ...
chenyy Power technology
Kind people please take a look...
I would like to ask which power chips are based on time division multipliers and which are commonly used. Is SA2005F based on time division technology?...
tc72500 Analog electronics
There is an error in the FPGA soft IP design. . . Please help me. . . .
When I was designing an FPGA soft IP core, I set 4 button PIOs when adding PIO ports. They can only input and have rising edge interrupt triggers. But the following error message appears... It stops h...
shilaike FPGA/CPLD
IP Core Deliverables
IP Core DeliverablesWhen a company buys a license for an IP core, it typically receives everything it needs to design, test, and use the core in its own products. IP core designs are usually provided ...
modemdesign Integrated technical exchanges
Please help me with the problem that WinCE cannot start
I bought the S3C2440 core board online and made two baseboards myself. The core board worked with the first baseboard, and WinCE started fine. But the second baseboard could not start at all. The boot...
longdandan Embedded System
Problems with TCP connection during gprs debugging
04 02 00 BE 53 00 00 02 04 05 B4 01 01 04 02 A2 5D 7E FF 03 00 21 45 00 00 30 01 D4 40 00 80 06 6E 7C 0A 1D D4 AA 3B 24 62 9A 07 83 00 50 00 00 00 73 00 00 00 00 70 02 40 00 BE 53 00 00 02 04 05 B4 01...
147802802 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2652  575  814  1157  568  54  12  17  24  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号