PAL14L2CJSTD datasheet, PDF - EEWORLD Datasheet

PAL14L2CJSTD: DescriptionOT PLD, 35 ns, PDIP20; Categorysemiconductor Programmable logic devices; File Size408KB，14 Pages; ManufacturerETC

Download Datasheet Parametric View All

PAL14L2CJSTD Overview

OT PLD, 35 ns, PDIP20

Parameter Name	Attribute value
Number of functions	1
Number of terminals	20
Maximum operating temperature	75 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	5.25 V
Minimum supply/operating voltage	4.75 V
Rated supply voltage	5 V
Number of input and output buses	0.0
Processing package description	Plastic, DIP-20
state	ACTIVE
packaging shape	Rectangle
Package Size	IN-line
Terminal form	THROUGH-hole
Terminal spacing	2.54 mm
Terminal location	pair
Packaging Materials	Plastic/Epoxy
Temperature level	COMMERCIAL EXTENDED
organize	12 DEDICATED INPUTS, 0 I/O
Output function	COMBINATORIAL
Programmable logic type	OT programmable logic device
propagation delay TPD	35 ns
Dedicated input quantity	12

A parameter of the crystal oscillator is Turnover Temperature: As shown in the picture above, who knows what the Turnover Temperature parameter is?...; xmc678 Analog electronics

What are the measures to cut off interference propagation paths in PCB design?: The interference source refers to the component, device or signal that generates interference; the propagation path refers to the path or medium through which the interference propagates from the inte...; 就某个水呀 PCB Design

How to create a VHDL library?: Have you ever created your own VHDL type library? How do you create it? How do you use it?...; eeleader FPGA/CPLD

Please help me, experts. Those who can solve it will get 100 points.: Regarding the problem of DDK compiling driver in Windows 2003 sp1 DDK (Windows DDK 3790.1830), the compilation environment used is Windows XP, and the files are as follows: 1. sources file: TARGETNAME...; liuyuanlei Embedded System

Pseudo-code ranging: Is there any program related to pseudo-code ranging? I need it urgently, for capture and tracking...; 笑不动动 FPGA/CPLD

Problems with RegisterClass on Wince6.0: My application failed to start on WINCE6.0. Later I found out that the reason was using the function RegisterClass. RegisterClass is as follows: WNDCLASS wcex; wcex.style = CS_HREDRAW | CS_VREDRAW; wc...; qianyg Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components