EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

B32643B0683J289

Description
Film Capacitor,
CategoryPassive components    capacitor   
File Size896KB,37 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Download Datasheet Parametric View All

B32643B0683J289 Overview

Film Capacitor,

B32643B0683J289 Parametric

Parameter NameAttribute value
Objectid7219686565
package instruction,
Reach Compliance Codeunknown
ECCN codeEAR99
Samacsys DescriptionMetallized Polypropylene Capacitors (MKP/MFP), 0.068uF, 1000V DC, 7mm(W) x 16mm(H) x 26.5mm(L)
Samacsys ManufacturerTDK
Samacsys Modified On2023-03-07 16:10:32
YTEOL7.46
capacitance0.068 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYPROPYLENE
high16 mm
length26.5 mm
Installation featuresTHROUGH HOLE MOUNT
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingAMMO PACK
positive tolerance5%
Rated (AC) voltage (URac)500 V
Rated (DC) voltage (URdc)1000 V
GuidelineAEC-Q200, IEC60384-16
surface mountNO
Terminal pitch22.5 mm
Terminal shapeWIRE
width7 mm
Has anyone made a hardware SPI program for LPC2119?
Can you give me the original code? Thanks! shevchenko@yytek.com...
hulala Embedded System
"Operational Amplifier Noise Optimization Handbook" Reading [I] Introduction and Review of Statistics
[i=s] This post was last edited by dontium on 2015-1-23 11:34 [/i] [size=4] The first chapter of the book talks about: Introduction and review of statistics. The main contents include: [color=#8b0000]...
zca123 Analogue and Mixed Signal
Problem of assigning initial value to timer of C51 MCU
[Ask if you don't understand] Use the 89C52 single-chip computer to make an LED light flashing effect, turning on for one second and off for one second. Now I'm stuck on assigning initial values to ti...
shaorc MCU
Op amp calculation problems in "The Definitive Guide to Operational Amplifiers"
As shown in the figure, how is m calculated?...
zpccx Analog electronics
Latency Issues
In FPGA, each module is connected front to back, so will their outputs be delayed by one clock cycle?...
hy_ever FPGA/CPLD
An idle FPGA board for sale
[i=s]This post was last edited by guorongbo00 on 2016-10-9 11:09[/i] [url=https://2.taobao.com/item.htm?spm=2007.1000622.0.0.SgF5bS&id=527077174427]https://2.taobao.com/item.htm?sp ... 5bS&id=52707717...
guorongbo00 Buy&Sell

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1988  2478  2801  919  597  41  50  57  19  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号