D38999/26JH55SNL datasheet, PDF

D38999/26JH55SNL: DescriptionMIL Series Connector, 55 Contact(s), Composite, Female, Crimp Terminal, Plug,; CategoryThe connector The connector; File Size10MB，122 Pages; ManufacturerEsterline Technologies Corporation

Download Datasheet Parametric View All

D38999/26JH55SNL Overview

MIL Series Connector, 55 Contact(s), Composite, Female, Crimp Terminal, Plug,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Esterline Technologies Corporation
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	STANDARD: MIL-DTL-38999, POLARIZED, RFI SHIELDED, COMPATIBLE CONTACT: M39029/56351
Back shell type	SOLID
Body/casing type	PLUG
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Contact material	NOT SPECIFIED
Number of contacts	55
Contact size	20
Coupling type	THREADED
DIN compliance	NO
empty shell	YES
Environmental characteristics	FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	CABLE
Maximum operating temperature	175 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
polarization	N
Shell surface	CADMIUM PLATED
Shell material	COMPOSITE
Housing size	H
Termination type	SOLDER
Total number of contacts	55
Unique insertion number	H55
Base Number Matches	1

8D Series

MIL-DTL-38999 Series III

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

ADC0809 A/D converter basic application technology: [b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...; 呱呱 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components