EEWORLDEEWORLDEEWORLD

Part Number

Search

PAC002DTFQT

Description
P/Active 1% Tolerance Dual Thevenin Termination Network
File Size47KB,2 Pages
ManufacturerCALMIRCO
Websitehttp://www.calmicro.com/
Download Datasheet Compare View All

PAC002DTFQT Overview

P/Active 1% Tolerance Dual Thevenin Termination Network

CALIFORNIA MICRO DEVICES
PACDT
P/Active 1% Tolerance Dual Thévenin Termination Network
Features
• Minimal ground bounce, crosstalk
• Stable 1% absolute tolerance elements
• 16 terminating lines per QSOP package
• Saves board space and reduces assembly cost
Applications
• HSTL termination
• Thévenin termination
• ECL, TTL termination
Product Description
High speed logic devices like HSTL (High Speed
Transceiver Logic) demand unique, high speed bus
terminations. The dual Thévenin termination network
provides 16 terminating channels per package, and
optimizes signal integrity by reducing reflections and
ringing. The terminations are available in a range of
standard values and are ideal for use in HSTL busses.
As seen in the schematic, R1 is typically tied to V
CC
and
serves as a pull-up resistor, while R2 functions as a pull-
down resistor and is tied to ground (or the most negative
supply voltage). In addition, the equivalent Thévenin
resistance (R1 in parallel with R2) should match the
impedance of the trace. Ground-bounce and crosstalk
are virtually eliminated using a proprietary lead-frame
which includes four direct ground connections to the die
substrate, as well as four double-bonded connections to
V
CC
, for a total of 8 commons. In addition, the resistors
are trimmed to a tight absolute tolerance of 1% which
provides tight impedance-matching and results in greatly
reduced reflections. This unique proprietary design
provides optimal signal integrity.
STANDARD VALUES
Absolute Tolerance (R1 & R2)
TCR
Operating Temperature Range
Power Rating/Resistor
Crosstalk (see Test Circuit)
Package
±1%
±100ppm
0
˚
C to 70
˚
C
100mW
30mV TYP
24 Pin QSOP
BUS IMPEDANCE (Ω)
47
50
56
68
R1(Ω)
94
100
112
136
R2 (Ω) CODE
94
100
112
136
001
002
003
004
SCHEMATIC CONFIGURATION
24
V
CC
23
21
22 20
19
17
18 16
15
14
13
GND
1
2
3
4
5
6
7
8
9
10
11
12
STANDARD PART ORDERING INFORMATION
Package
R Code
001
002
003
004
Pin
24
24
24
24
Style
QSOP
QSOP
QSOP
QSOP
Ordering Part Number
Tubes
PAC001DTFQ/T
PAC002DTFQ/T
PAC003DTFQ/T
PAC004DTFQ/T
Tape & Reel
PAC001DTFQ/R
PAC002DTFQ/R
PAC003DTFQ/R
PAC004DTFQ/R
Part Marking
PAC001DTFQ
PAC002DTFQ
PAC003DTFQ
PAC004DTFQ
C1611100
© 2000 California Micro Devices Corp. All rights reserved.
215 Topaz Street, Milpitas, California 95035

11/19/2000
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com
1

PAC002DTFQT Related Products

PAC002DTFQT PAC001 PACDT PAC004DTFQT PAC004DTFQR PAC003DTFQR PAC003DTFQT PAC001DTFQT PAC002DTFQR PAC001DTFQR
Description P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network P/Active 1% Tolerance Dual Thevenin Termination Network
Some basic concepts of high-speed circuit design/signal integrity
Some basic concepts of high-speed circuit design/signal integrity 1. Signal integrity: refers to the quality of the signal in the circuit system. If the signal can be transmitted from the source to th...
linda_xia Analog electronics
Comprehensive analysis of IPTV
With the popularization of broadband in China , the number of Internet users in China has exceeded 100 million. The number of broadband users has exceeded 30 million. Along with this comes the advent ...
xiaoxin RF/Wirelessly
How to call mathlib? ? Why can't I open it? ?
As shown in the picture, msp430_math.h cannot be opened. I added it according to the official method, but there is an error. . . ....
jianping-sun Microcontroller MCU
UART Protocol Timing Summary
UART works in asynchronous mode and does not require a clock signal. Its general format is: start bit + data bit + parity bit + stop bit . The start bit is 1 bit, the data bits are 5 to 8 bits, the pa...
Jacktang Microcontroller MCU
Questions about transplantation
I am in the process of porting to CCS. There is a WINAPI. What should I replace it with? Does anyone know? Please tell me. Thanks. The program I ported is BOOL WINAPI thinningDIBD(...). I changed BOOL...
sxjbiti DSP and ARM Processors
AD9850 module information
AD9850 module information...
zhuizhuzhe ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1860  2121  2637  105  2867  38  43  54  3  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号