54RHSC00FC datasheet, PDF - EEWORLD Datasheet

54RHSC00FC: DescriptionNAND Gate, HSC Series, 4-Func, 2-Input, CMOS, CDFP14; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54RHSC00FC Overview

NAND Gate, HSC Series, 4-Func, 2-Input, CMOS, CDFP14

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	unknown
Other features	RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series	HSC
JESD-30 code	R-CDFP-F14
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
Number of functions	4
Number of entries	2
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, METAL-SEALED COFIRED
Package shape	RECTANGULAR
Package form	FLATPACK
propagation delay (tpd)	20 ns
Certification status	Not Qualified
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal location	DUAL
Base Number Matches	1

fpga timing analysis: I want to reuse a memory, but the two multiplexed signals are in different clock domains (15M and 30M). I use a mux to select them, but during timing, the signals on the memory port always have proble...; eeleader-mcu FPGA/CPLD

How to prepare for the electronic design competition power module: This year's National Undergraduate Electronic Design Competition is held. I don't know how to prepare the power module for the electronic design competition? I hope an expert can give me some advice....; 零下12度半 Power technology

EEWORLD University Hall--Introduction to Keystone Multi-core Network Module: Keystone multi-core network module introduction : https://training.eeworld.com.cn/course/263This paper introduces the architecture and basic applications of TI Keystone network coprocessor, and focuse...; chenyy DSP and ARM Processors

【FAQ】How to quickly understand LP50xx devices?: Tools / Software: Code Composer Studio Q1 : What is the correct orientation when connecting the USB2ANY module to the LP50xx EVM ? Figure 1 shows the correct orientation when connecting the USB2ANY mo...; qwqwqw2088 Analogue and Mixed Signal

The growth path of a logic engineer - social recruitment logic engineer pen-type question bank: [align=left]Recently, the company has recruited a lot of people, not only for hardware but also for software. In fact, I envy software interviewers very much because they have written test questions. ...; yifeilw FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components