21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16721
2.5V 20-Bit Flip-Flop
with 3-State Outputs
Product Features
PI74ALVTC16721 is designed for low voltage operation,
V
DD
= 1.65V to 3.6V
Supports Live Insertion
3.6V I/O Tolerant Inputs and Outputs
Bus Hold
High Drive, 32/64mA @ 3.3V
Uses patented noise reduction circuitry
Power-off high impedance inputs and outputs
Industrial operation at 40°C to +85°C
Packages available:
56-pin 240-mil wide plastic TSSOP (A56)
56-pin 173-mil wide plastic TVSOP (K56)
Product Description
Pericom Semiconductors PI74ALVTC series of logic circuits are
produced using the Companys advanced 0.35 micron CMOS
technology, achieving industry leading speed.
The PI74ALVTC16721 is a 20-bit flip-flop with 3-state outputs
designed specifically for 1.65V to 3.6V V
DD
operation. The device
is designed with edge-triggered D-type flip-flops with qualified
clock storage. On the positive transition of clock (CLK) input, the
device provides true data at the Q outputs, provided that the clock-
enable (CLKEN) input is LOW. If CLKEN is HIGH, no data is stored.
A buffered output-enable (OE) input can be used to place the
20 outputs in either a normal logic state (HIGH or LOW level) or a
high-impedance state. In the high-impedance state, the outputs
neither load nor drive the bus lines significantly. The high-impedance
state and increased drive provide the capacity to drive bus lines
without the need for interface or pullup components. OE does not
affect the internal operation of the flip-flops. Old data can be
retained or new data can be entered while the outputs are in the high-
impedance state.
To ensure the high-impedance state during power up or power
down, OE should be tied to V
DD
through a pullup resistor; the
minimum value of the resistor is determined by the current-sinking
capability of the driver.
The family offers both I/O Tolerant, which allows it to operate in
mixed 1.65/3.6V systems, and "Bus Hold," which retains the data
inputs last state preventing "floating" inputs and eliminating the
need for pullup/down resistors.
Logic Block Diagram
1
56
29
2
55
1
PS8617
06/05/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16721
2.5V 20-Bit Flip-Flop
w/3-State Outputs
Product Pin Description
Pin Name
OE
CLKEN
CLK
Dx
Qx
GND
V
DD
Description
Output Enable Inputs (Active LOW)
Latch Enable Inputs (Active LOW)
Clockl Input (Active HIGH)
Data Inputs
3-State Outputs
Ground
Power
Truth Table
Inputs
OE
L
L
L
L
H
CLKEN
H
L
L
L
X
CLK
X
↑
↑
L or H
X
D
X
X
H
L
X
X
Outputs
Q
X
Q
0
H
L
Q
0
Z
Product Pin Configuration
OE
Q1
Q2
GND
Q3
Q4
V
DD
Q5
Q6
Q7
GND
Q8
Q9
Q10
Q11
Q12
Q13
GND
Q14
Q15
Q16
V
DD
Q17
Q18
GND
Q19
Q20
NC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
56-Pin
47
A, K,
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
CLK
D1
D2
GND
D3
D4
V
DD
D5
D6
D7
GND
D8
D9
D10
D11
D12
D13
GND
D14
D15
D16
V
DD
D17
D18
GND
D19
D20
CLKEN
Notes:
1. H =
L =
X =
Z =
↑
=
High Voltage Level
Low Voltage Level
Dont Care
High-Impedance OFF state
LOW-to-HIGH Transition
2
PS8617
06/05/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16721
2.5V 20-Bit Flip-Flop
w/3-State Outputs
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.)
Supply Voltage Range, V
DD .................................................................
0.5V to 4.6V
Input Voltage Range, V
I .........................................................................
0.5V to 4.6V
Output Voltage Range, V
O
(3-Stated) ......................................0.5V to 4.6V
Output Voltage Range, V
O(1)
(Active) ......................... 0.5V to V
DD
+0.5V
DC Input Diode Current (I
IK
) V
I
< 0V ................................................ -50mA
DC Output Diode Current (I
OK
)
V
O
< 0V ........................................................................................... -50mA
V
O
> V
DD .............................................................................................................
±50mA
DC Output Source/Sink Current (I
OH
/I
OL
) ................................. 64/128mA
DC V
DD
or GND Current per Supply Pin (I
CC
or GND) .................... ±100mA
Storage Temperature Range, T
stg
......................................... 65°C to150°C
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specifica-
tion is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect
reliability.
Recommended Operating Conditions
(2)
M in.
V
DD
V
IH
V
IL
V
I
V
O
Supply voltage
High- level input voltage
Low- level input voltage
Input voltage
O utput voltage
Active State
O ff State
V
DD
=
V
DD
=
V
DD
=
V
DD
=
3.0V to 3.6V
3.0V to 3.6V
2.3V to 2.7V
1.65V to 1.95V
0
−
40
O perating
Data Retention O nly
V
DD
= 2.7V to 3.6V
V
DD
= 2.7V to 3.6V
0.3
0
0
1.65
1.2
2.0
0.8
3.6
V
DD
3.6
32/64
±24
±18
±6
10
85
mA
ns/V
C
V
M ax.
3.6
3.6
Units
O utput current in I
OH
/I
OL
∆
t/
∆v
T
A
Input transistion rise or fall rate
(3)
O perating free- air temperature
Notes:
1. Absolute maximum of I
O
must be observed.
2. Unused control inputs must be held HIGH or LOW to prevent them from floating.
3 As measured between 0.8V and 2.0V, V
DD
= 3.0V.
3
PS8617
06/05/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16721
2.5V 20-Bit Flip-Flop
w/3-State Outputs
Electrical Characteristics over Recommended Operating Free-Air Temperature Range
(unless otherwise noted)
DC Characteristics (2.7V<V
DD
≤
3.6V)
Parame te r
V
IK
Input Clamp Diode
Conditions
I
IK
=
−
18mA
I
OH
=
−
100
µA
I
OH
=
−
12mA
V
OH
HIGH Level Output Voltage
I
OH
=
−
18mA
I
OH
=
−
24mA
I
OH
=
−
32mA
I
OL
= 100
µA
I
OL
= 12mA
V
OL
LOW Level Output Voltage
I
OL
= 18mA
I
OL
= 24mA
I
OL
= 32mA
I
OL
= 64mA
I
I
I
OZ
I
OFF
I
HOLD
Input Leakage Current
3- State Output Leakage
Power- OFF Leakage Current
Bus Hold Current
A or B Outputs
V
I
= V
DD
, or GND
V
O
= 3.6V
V
I
or V
O
≤
3.6V
V
I
= 0.8V
V
I
= 2.0V
V
I
= 0 to 3.6V
I
DD
∆I
DD
Quiescent Supply Current
Increase in I
DD
per input
V
I
= V
DD
or GND
V
DD
≤
(V
I
,V
O
)
≤
3.6V
V
IH
= V
DD
0.6V,
Other inputs at V
DD
or Gnd
2.7 - 3.6
3.6
2.7
0
3.0
3.6
75
75
±500
50
±50
400
µA
3.0
2.7 - 3.6
2.7
3.0
V
DD
3.0
2.7 - 3.6
2.7
V
DD
0.2
2.2
2.4
2.2
2.0
0.2
0.4
0.4
0.45
0.5
0.55
±5.0
±10
10
V
M in.
Typ.
M ax.
1.2
Units
4
PS8617
06/05/02
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI74ALVTC16721
2.5V 20-Bit Flip-Flop
w/3-State Outputs
(continued from previous page)
Electrical Characteristics over Recommended Operating Free-Air Temperature Range
(unless otherwise noted)
DC Characteristics (2.3V
≤
V
DD
≤
2.7V)
De s cription
V
IK
V
OH
Parame te rs
Input Clamp Diode
Conditions
I
IK
= 18mA
I
OH
= 100
µA
HIGH Level Output Voltage
I
OH
= 12mA
I
OH
= 18mA
I
OL
= 100
µA
V
OL
LOW Level Output Voltage
I
OL
= 12mA
I
OL
= 18mA
I
OL
= 24mA
I
I
I
OZ
I
OFF
I
HOLD(1)
I
DD
∆Ι
DD
Input Leakage Current
3- State Output Leakage
Power- OFF Leakage Current
Bus Hold Current
A or B Outputs
Quiescent Supply Current
Increase in I
DD
per input
V
I
= V
DD
or GND
V
O
= 3.6
V
V
I
or V
O
≤ 3.6
V
V
I
= 0.7V
V
I
= 1.7V
V
I
= V
DD
or GND
V
DD
≤
(V
I
,V
O
)
≤
3.6V
V
IH
= V
DD
0.6V,
Inputs at V
DD
or Gnd
2.3 - 2.7
2.7
2.3
0
2.5
90
90
40
±40
400
µA
2.3
V
DD
2.3
2.3 - 2.7
2.3
2.3 - 2.7
V
DD
0.2
1.8
1.7
0.2
0.4
0.5
0.55
±5.0
±10
10
µA
V
M in.
Typ.
M ax.
1.2
Units
Note:
1. Not Guaranteed
5
PS8617
06/05/02