EEWORLDEEWORLDEEWORLD

Part Number

Search

514MCBXXXXXXAAGR

Description
Clock Generator, 170MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size268KB,32 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514MCBXXXXXXAAGR Overview

Clock Generator, 170MHz, CMOS, PDSO6, 5 X 7 MM, ROHS COMPILANT PACKAGE-6

514MCBXXXXXXAAGR Parametric

Parameter NameAttribute value
Parts packaging codeSOIC
package instructionSON,
Contacts6
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-PDSO-N6
length7 mm
Number of terminals6
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency170 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Maximum seat height1.8 mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch2.54 mm
Terminal locationDUAL
width5 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 M H
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
1 ps phase jitter (rms, max)
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5 x 7 and
3.2 x 5 mm packages
–40 to 85
o
C operation
Si5602
Ordering Information:
See page 25.
Pin Assignments:
See page 24.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
Functional Block Diagram
Preliminary Rev. 0.9 3/11
Copyright © 2011 by Silicon Laboratories
Si514
Questions about defining TMOD
I wrote a program, using 51 single chip microcomputer, using timer method to generate PWM waveform, and using serial port method to change duty cycle. Here comes the problem. In the initialization, TM...
yl2006443 51mcu
Find Wince cab manager name & key
rt, thank you!...
a2668240714 Embedded System
MP430g2553 adc conversion problem
0; TACCR0=1000; TACCTL0=CCIE; TACTL=MC_1+TASSEL_2; ADC10CTL0|=SREF_1+ADC10SHT_2+MSC+REFON+REF2_5V+ADC10ON+ADC10IE; //Select reference voltage VCC and VSS, sampling time is 4xADC10clk. Continuous conve...
ewe Microcontroller MCU
Today at 10:00 AM Award-winning live broadcast: nanoPower technology: Extending battery life and improving sensor performance
Today at 10:00 AM Award-winning live broadcast: nanoPower technology: Extending battery life and improving sensor performanceClick here to enter the seminarSeminar time: 10:00-11:30 am, January 20, 20...
EEWORLD社区 Integrated technical exchanges
ARM DS-5 User Documentation
The attachment is the ARM DS-5 usage document for your reference...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1296  2206  2054  1759  2289  27  45  42  36  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号