EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3S273EC-1136CDI

Description
LVPECL Output Clock Oscillator
CategoryPassive components    oscillator   
File Size498KB,19 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

8N3S273EC-1136CDI Overview

LVPECL Output Clock Oscillator

8N3S273EC-1136CDI Parametric

Parameter NameAttribute value
Objectid1315779012
Reach Compliance Codecompliant
YTEOL0
Oscillator typeLVPECL
LVPECL Frequency-Programmable
Crystal Oscillator
IDT8N3S273
DATA SHEET
General Description
The IDT8N3S273 is a Frequency-Programmable Crystal Oscillator
with very flexible frequency programming capabilities. The device
uses IDT’s fourth generation FemtoClock® NG technology for an
optimum of high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package.
The device can be factory programmed to any frequency in the range
from 15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock® NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V or 3.3V LVPECL clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.24ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.27ps (typical),
integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
Pin Assignment
nOE
1
2
3
6
5
4
V
CC
nQ
Q
DNU
V
EE
OSC
f
XTAL
2
÷P
÷N
Q
nQ
÷MINT,
MFRAC
25
Configuration Register (ROM)
nOE
Pulldown
7
IDT8N3S273
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N3S273CCD
REVISION A DECEMBER 11, 2012
1
©2012 Integrated Device Technology, Inc.
Why does the input data of Xilinx's built-in FFT core have real and imaginary parts?
As the title says, I would like to ask the experts to give me some advice....
inner_peace FPGA/CPLD
Antenna Selection Guide - TI Wireless Data
This document explains the important parameters to consider when selecting antennas for SRD applications. The article covers parameters such as radiation pattern, gain, impedance matching, bandwidth, ...
qwqwqw2088 Wireless Connectivity
Circular Design
The concept of circular design is used to complete the work of each stage. Generally, it can be divided into four steps: design, verification, archiving and testing. 1) Design analysis: Starting from ...
yulzhu Analog electronics
I cannot enter the design interface by clicking "Open Design". Please help.
As shown in the attached figure...
liu419563856 Analogue and Mixed Signal
I changed my avatar~! ~
See if it can be displayed...
歹匕示申 Suggestions & Announcements
What are the high-performance features of MSP430?
What are the high integration features of MSP430?...
aliming Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2733  347  560  2798  65  56  7  12  57  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号