EEWORLDEEWORLDEEWORLD

Part Number

Search

1206F273K160NB

Description
Ceramic Capacitor, Multilayer, Ceramic, 16V, 10% +Tol, 10% -Tol, Y5V, -80/+30ppm/Cel TC, 0.027uF, 1206,
CategoryPassive components    capacitor   
File Size18KB,1 Pages
ManufacturerFenghua (HK) Electronics Ltd.
Download Datasheet Parametric View All

1206F273K160NB Overview

Ceramic Capacitor, Multilayer, Ceramic, 16V, 10% +Tol, 10% -Tol, Y5V, -80/+30ppm/Cel TC, 0.027uF, 1206,

1206F273K160NB Parametric

Parameter NameAttribute value
Objectid804514498
package instruction, 1206
Reach Compliance Codeunknown
Country Of OriginMainland China
ECCN codeEAR99
YTEOL7.36
capacitance0.027 µF
Capacitor typeCERAMIC CAPACITOR
Custom functionsCustom Specific Designs Available
dielectric materialsCERAMIC
high1.25 mm
length3.2 mm
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Package formSMT
method of packingBulk
positive tolerance10%
Rated (DC) voltage (URdc)16 V
size code1206
Temperature characteristic codeY5V
Temperature Coefficient30/-80% ppm/°C
width1.6 mm

1206F273K160NB Preview

ç » ª ¸ ß ¿ Æ
通用型
Z5U
、Y5V多层片状陶瓷电容器
GENERAL  APPLICATION Z5U
Y5V  MLCC
尺寸规格
S½½½ C½½½
尺寸  D½½½½½½½½½(½½)
WB
工½电压
R½½½½
V½½½½½½
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
6.3
10V
16V
25V 
50V
6.3V
10V
16V
25V 
50V
容量范围
C½½½½½½½½½½(½F)
Z5U(E)  Y5V(F)
1,000½100,000
1,000½100,000
1,000½100,000
1,000½100,000
1,000½100,000
1,000½1,000,000
1,000½1,000,000
1,000½1,000,000
1,000½1,000,000
1,000½470,000
1,000½4,700,000
1,000½2,200,000
1,000½2,200,000
1,000½1,200,000
1,000½1,000,000
1,000½10,000,000
1,000½4,700,000
1,000½2,200,000
1,000½1,200,000
1,000½1,000,000
4,700½10,000,000
4,700½4,700,000
4,700½4,700,000
4,700½1,500,000
4,700½1,500,000
4,700½10,000,000
4,700½4,700,000
4,700½4,700,000
4,700½2,200,000
4,700½2,200,000
10,000½10,000,000
10,000½10,000,000
10,000½10,000,000
10,000½3,300,000
10,000½2,200,000
10,000½10,000,000
10,000½10,000,000
10,000½10,000,000
10,000½4,700,000
10,000½3,300,000
10,000½10,000,000
10,000½10,000,000
10,000½10,000,000
10,000½10,000,000
10,000½6,800,000
0402
1.00±0.05
0.50
±
0.05
0.50
±
0.05
0.25
±
0.10
0603
1.60
±
0.10
0.80
±
0.10
0.80
±
0.10
0.30
±
0.10
0805
2.00
±
0.20
1.25
±
0.20
0.70
±
0.20
1.00
±
0.20
1.25
±
0.20
0.50
±
0.20
1206
3.20
±
0.30
1.60
±
0.20
0.70
±
0.20
1.00
±
0.20
1.25
±
0.20
0.50
±
0.25
1210
3.20
±
0.30
2.50
±
0.30
1.25
±
0.30
1.50
±
0.30
0.75
±
0.25
1808
4.50
±
0.40
2.00
±
0.20
≤2.00
0.75
±
0.25
1812
4.50
±
0.40
3.20
±
0.30
≤2.50
0.75
±
0.25
2225
5.70
±
0.50
6.30
±
0.50
≤2.50
1.00
±
0.25
3035
7.60
±
0.50
9.00
±
0.50
≤3.00
1.00
±
0.25
备注:可根据客户的特殊要求设计符合客户需求的产品。
N½½½:W½  ½½½  ½½½½½½  ½½½½½½½½½ ½½  ½½½½½½½½  ½½½½½½½  ½½½½½½½½½½½½.
Exploiting software vulnerabilities! 19-year-old boy remotely hacked into Tesla
Researchers from several cybersecurity companies have proven that Tesla can be easily hacked.David Colombo, a 19-year-old German security researcher, said recently that he found a software vulnerabili...
赵玉田 Industrial Control Electronics
Data Analysis of the National Undergraduate Electronic Design Competition
Data Analysis of the National Undergraduate Electronic Design Competition...
电子-------- Analog electronics
[Urgent help] Problems encountered when simulating Xilinx Cordic IP core
C_SHIFT_RAM_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_ADDSUB_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_MUX_BIT_V7_0 # Loading D:\X\ISE\verilog\mti_se\unisims_ver.LUT4...
cz4811674 FPGA/CPLD
A novice question about CONFIG.BIB
IF IMGFLASH ! IF BSP_EP931X_COPY_FLASH_TO_RAM ! ;********************************************************************** ; ; Boot from RAM ; ;***********************************************************...
liu666 Embedded System
About nios ii learning
I just started learning NIO II and found that I didn't know where to start. The key is the C language programming of NIO II. Although there are many tutorials on the Internet, there are not many that ...
陈停龙 FPGA/CPLD
Altera Reference Design - 10Gbps Ethernet Hardware Demonstration Reference Design
The reference designs demonstrate wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design component described in AN516:10-Gbps Ethernet Reference Design;one using Arria II GX devi...
xiaoxin1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1875  135  338  447  2137  38  3  7  9  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号