8680MCMAB25RKN0P datasheet, PDF

8680MCMAB25RKN0P: DescriptionCAP,AL2O3,68UF,200VDC,20% -TOL,20% +TOL; CategoryPassive components capacitor; File Size2MB，2 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

8680MCMAB25RKN0P Overview

CAP,AL2O3,68UF,200VDC,20% -TOL,20% +TOL

Parameter Name	Attribute value
Objectid	1205141419
package instruction	,
Reach Compliance Code	unknown
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	7.15
capacitance	68 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	12.5 mm
dielectric materials	ALUMINUM (WET)
length	25 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package form	Radial
method of packing	Tape
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	200 V
Terminal pitch	5 mm

Smoother than oil, make an electric ice pot with hard disk platters and breast pump: [i=s]This post was last edited by littleshrimp on 2020-6-6 16:16[/i]https://www.bilibili.com/video/BV1aV411r7P6...; littleshrimp Creative Market

[ST Motor Kit Evaluation] 1. Build the Evaluation Motor Kit Environment: [i=s]This post was last edited by whoislj on 2018-6-23 10:38[/i] [size=4]Thanks to ST and EEworld for giving me this opportunity to participate in the evaluation of the motor kit. This article mainly ...; whoislj stm32/stm8

I want to use VB to make a monitoring program: I want to use VB to make a monitoring program to monitor the voltage sent by the microcontroller, the steering angle of the servo, and the speed of the motor. It should be sent every 20ms. How should ...; loolen Embedded System

[Third Batch of Shortlist] GigaDevice GD32L233 Review Activity: [Review details] Try GigaDevice GD32L233 and start the energy-saving "chip" era![Date for receiving the prize] Please be sureto complete the prize confirmation according to the prize confirmation proc...; EEWORLD社区 GD32 MCU

altera opencl sdk license: I would like to ask you experts, how can I download the license of Altera OpenCL SDK? I am doing my undergraduate thesis, urgently need it! Also, if I use Linux system, which development boards suppor...; moningWYL FPGA/CPLD

Issues about clock constraints in synchronously designed FPGA programs: Questions about clock constraints in synchronously designed FPGA programs?There are several issues that need to be paid attention to during the design process. How many clocks does the entire design r...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components