DV74HCT367N datasheet, PDF - EEWORLD Datasheet

DV74HCT367N: DescriptionBus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDIP16, PLASTIC, DIP-16; Categorylogic logic; File Size597KB，4 Pages; ManufacturerAVG [AVG Semiconductors(HITEK)]

Download Datasheet Parametric Compare View All

DV74HCT367N Overview

Bus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDIP16, PLASTIC, DIP-16

Parameter Name	Attribute value
Maker	AVG [AVG Semiconductors(HITEK)]
Parts packaging code	DIP
package instruction	DIP,
Contacts	16
Reach Compliance Code	unknown
Base Number Matches	1

	DV74HCT367N	DV74HCT365D	DV74HCT367D	DV74HCT365N	DV74HC365D
Description	Bus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDIP16, PLASTIC, DIP-16	Bus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDSO16, PLASTIC, SOP-16	Bus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDSO16, PLASTIC, SOP-16	Bus Driver, HCT Series, 1-Func, 6-Bit, True Output, CMOS, PDIP16, PLASTIC, DIP-16	Bus Driver, HC/UH Series, 1-Func, 6-Bit, True Output, CMOS, PDSO16, PLASTIC, SOP-16
Maker	AVG [AVG Semiconductors(HITEK)]	AVG [AVG Semiconductors(HITEK)]	AVG [AVG Semiconductors(HITEK)]	AVG [AVG Semiconductors(HITEK)]	AVG [AVG Semiconductors(HITEK)]
Parts packaging code	DIP	SOIC	SOIC	DIP	SOIC
package instruction	DIP,	SOP,	SOP,	DIP,	SOP,
Contacts	16	16	16	16	16
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown
Base Number Matches	1	1	1	1	-

How to generate data synchronization clock in VHDL?: I want to use FPGA to send data to the other party in frame format, and also send a synchronous clock. How can I generate this synchronous clock signal? Should I directly assign the system clock to it...; scyshuier FPGA/CPLD

Things to note for the 2009 National College Student Electronics Contest: [i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] 2009 National College Student Electronics Contest Notes, as well as the experience of predecessors, hope to be useful to everyone...; zxg329 Electronics Design Contest

msp430fr2311 MCU ADC serial channel sampling: [i=s]This post was last edited by Jacktang on 2019-9-15 09:11[/i]Use P1.2, P1.3, P1.4, and P1.5 as sampling channels, taking the demo's msp430fr231x_adc10_10.c file as an example. 1. Configure the abo...; Jacktang Microcontroller MCU

Four types of voltage followers: The fourth type is a combination of the second and third types. The second type is feedback current limiting: is this treatment necessary, and in what situations is it necessary? The third type is to ...; zca123 Analog electronics

UCGUI stm32 transplantation discussion: In the GUI_X.c file of ucgui 3.98, there are several functions: * GUI_X_InitOS() * GUI_X_GetTaskId() * GUI_X_Lock() * GUI_X_Unlock() I saw some netizens adding functions like this, as shown below, but...; 鱼乐99 Real-time operating system RTOS

Can anyone give me some advice on the RAM mapping diagram of this segment code LCD? I have been looking at it for a long time but to no avail!: [img]http://hi.eeworld.net/space-5108-do-album-picid-500749-goto-down.html[/img] Isn't the display principle of segment code LCD similar to that of digital tube, where several SEGs share one COM. Howe...; lottery009 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components