EEWORLDEEWORLDEEWORLD

Part Number

Search

BC06ZC125GZT6SA3

Description
Ceramic Capacitor, Multilayer, Ceramic, 10V, 2% +Tol, 2% -Tol, X7R, 15% TC, 1.2uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size141KB,8 Pages
ManufacturerAVX
Download Datasheet Parametric View All

BC06ZC125GZT6SA3 Overview

Ceramic Capacitor, Multilayer, Ceramic, 10V, 2% +Tol, 2% -Tol, X7R, 15% TC, 1.2uF, Surface Mount, 1206, CHIP

BC06ZC125GZT6SA3 Parametric

Parameter NameAttribute value
Objectid145115853695
package instruction, 1206
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL0
capacitance1.2 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.78 mm
JESD-609 codee3
length3.2 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWaffle Pack
positive tolerance2%
Rated (DC) voltage (URdc)10 V
size code1206
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal surfaceTin (Sn)
Terminal shapeWRAPAROUND
width1.6 mm
COTS Plus - BC Series
General Specifications
GENERAL DESCRIPTION
Extended range MLCCs for avionic, defense, and space applications have
been available from AVX for many years, typically to customer specification
control documents. The COTS PLUS - BC series now consolidates the main
test options into standard catalog offerings, eliminating the need to generate
custom specifications for each application. Key test options from MIL-PRF-
55681 are applied to BME and PME devices in NP0 and X7R temperature
characteristic dielectrics.
PRODUCT ADVANTAGES
• Higher CV capability than standard PME
• BME and PME technology
• Voltage Range up to 500V
APPLICATIONS
Defense/Aerospace
• Extended Range MLCC for all Applications
• Low weight/payload, small footprint
• Low Voltage Ratings to Maximize Capacitance for High Speed Decoupling
HOW TO ORDER
BC
Series
03
Size
02 = 0402
03 = 0603
05 = 0805
06 = 1206
10 = 1210
12 = 1812
13 = 1825
5
C
102
Capacitance
Code (In pF)
2 Sig. Digits +
Number of
Zeros
K*
Z
T
9
AA
1
Extened Test Level
0 = Not Applicable
1 = DPA IAW EIA-469
2 = 85/85 @ RV for 96 hours
3 = DPA and 85/85 @ RV
Dielectric
Voltage
Z = 10V A = C0G (NP0)
Y = 16V C = X7R
3 = 25V
5 = 50V
1 = 100V
2 = 200V
V = 250V
7 = 500V
Capacitance
Failure Rate
Termination
Tolerance
Z = COTS Plus T = 100% TN
B = ±.10 pF
B = Tin/Lead
C = ±.25 pF
(5% min Lead)
D = ±.50 pF
J = Tin/Lead (60/40)
F = ±1% (≥ 10 pF)
G = ±2% (≥ 10 pF)
J = ±5%
K = ±10%
M = ±20%
* B, C & D tolerance for ≤10 pF values.
Packaging
Base Group A Test Level
1 = 7" T&R
AA = Group A per MIL-PRF-55681
3 = 13" T&R
SA = Group A per MIL-PRF-55681
6 = Waffle Pack
with SLDC
(SLDC = Single Lot Date Code)
9 = Bulk
CONFORMANCE TEST LEVELS
Base Group A Test Options
Voltage Conditioning IAW MIL-PRF-55681
Elevated IR Sample
Visual and Mechanical Inspection
Solderability
Single Lot Date Code (SLDC)
Group A Data Summary
AA
SA
Extended Test Options
Not Applicable
DPA IAW EIA-469
85°C/85% RH @ Rated Voltage / 96 Hrs
DPA and 85/85 @ Rated Voltage
Code
0
1
2
3
081516
1
Latest on January 6: 57 IC electronic communication positions, including brief introduction (average salary over 200,000)
More urgent positions 1.digital design, audio, familiar with the entire digital flow, familiar with mixed analog and digital modules, experience in reducing power consumption and area, Shanghai 2.dft,...
KT人才 Recruitment
Linux self-study notes (II) Linux disk partition
[align=center] [/align] [size=4]Continued from the previous article: [b]1. Linux disk partition[/b] Anyone who has used a computer knows that it is best to partition the hard disk. For example, in the...
兰博 Embedded System
The resolution of the screen is different from that of the video. How is it displayed? What is the internal mechanism? What algorithm is used? ? ?
For example, the screen resolution of a mobile phone is 800*600, and the image resolution that the rear camera can shoot is 2000*1000. How is this display process achieved? What is the internal mechan...
鹰翔寰宇不会变 FPGA/CPLD
CycloneIIIDevice Family Overview
Cyclone III device family offers a unique combination of high functionality, low power and low cost. Based on Taiwan Semiconductor Manufacturing Company (TSMC) low-power (LP) process technology, silic...
dxgsghg FPGA/CPLD
MOS tube problem
What are the differences in structure between Toshiba's MOS and Infineon's MOS?...
Ractron10 Power technology
Support all ARM chips by burning nand flash through JLINK
[i=s] This post was last edited by Kazama Ichiba on 2014-7-11 12:06 [/i] The specific operation is as shown in the figure. For other types of ARM chips, the process is the same, except that the uboot ...
风间一叶 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2426  284  2773  1702  2605  49  6  56  35  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号