EEWORLDEEWORLDEEWORLD

Part Number

Search

393522003

Description
Modular Terminal Block, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size169KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Environmental Compliance
Download Datasheet Parametric View All

393522003 Overview

Modular Terminal Block, 1 Row(s), 1 Deck(s)

393522003 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPOLYAMIDE46
Fastening methodSCREW
Manufacturer's serial number39352
Number of layers1
Rows1
Number of channels3
Terminal and terminal strip typesMODULAR TERMINAL BLOCK
Base Number Matches1
AVR MCU C language development guide PDF
More suitable for beginners, highly recommended by N experts...
zhupingheng Microchip MCU
Looking for 6 Protel schematics and CAD drawings,
I need 6 copies of protel schematics and 6 copies of cad engineering drawings urgently, thank you. My QQ number is 920180714...
sheng1991 51mcu
TI chip design automotive USB battery charging (car charger) reference design data
An automotive USB battery charging reference design,,,, [color=#525252][font=Arial, sans-serif][size=12px]The size of this USB battery charging reference design has been optimized to fit in an automot...
qwqwqw2088 Analogue and Mixed Signal
Three questions before the New Year: three serial ports support, LCD, KITL
[size=14px]One: [color=#0000FF]YL2440BSP three serial ports support problem [/color]. YL has made three serial ports support. I have also searched a lot of information on this online. Serial port 2 ca...
queen Embedded System
Communications Network Test and Measurement Handbook.PDF
The first post I wrote before going home for the winter vacation. Book title: Communications Network Test and Measurement Handbook Source: Downloaded from Digital Engineering Library @ McGraw-Hill Cop...
wangjiafu1985 Test/Measurement
[FPGA Design Skills Questions] Delay Problem
Background: A register-controlled delay logic is written in the RTL code to adjust the input clk, using 9 SMIC18 DLY units connected in series. DC synthesis is set to don't touch. Question: According ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1968  1165  1617  2306  135  40  24  33  47  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号