CY39100Z388-125MGC datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> CY39100Z388-125MGC

CY39100Z388-125MGC: DescriptionCPLDs at FPGA Densities; CategoryProgrammable logic devices Programmable logic; File Size1MB，86 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

CY39100Z388-125MGC Overview

CPLDs at FPGA Densities

CY39100Z388-125MGC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Cypress Semiconductor
Parts packaging code	BGA
package instruction	BGA-388
Contacts	388
Reach Compliance Code	not_compliant
Other features	YES
In-system programmable	YES
JESD-30 code	S-PBGA-B388
JESD-609 code	e0
JTAG BST	YES
length	35 mm
Dedicated input times
Number of I/O lines	294
Number of macro cells	1536
Number of terminals	388
Maximum operating temperature	70 °C
Minimum operating temperature
organize	0 DEDICATED INPUTS, 294 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA388,26X26,50
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.5/3.3,1.8 V
Programmable logic type	LOADABLE PLD
propagation delay	10 ns
Certification status	Not Qualified
Maximum seat height	2.46 mm
Maximum supply voltage	1.95 V
Minimum supply voltage	1.65 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	35 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Delta39K™ ISR™

CPLD Family

CPLDs at FPGA Densities™

Features

• High density

— 30K to 200K usable gates

— 512 to 3072 macrocells

— 136 to 428 maximum I/O pins

— Twelve dedicated inputs including four clock pins,

four global I/O control signal pins and four JTAG

interface pins for boundary scan and reconfig-

urability

Embedded memory

— 80K to 480K bits embedded SRAM

• 16K to 96K bits of (dual-port) channel memory

High speed – 233-MHz in-system operation

AnyVolt™ interface

— 3.3V, 2.5V,1.8V, and 1.5V I/O capability

Low-power operation

— 0.18-mm six-layer metal SRAM-based logic process

— Full-CMOS implementation of product term array

— Standby current as low as 5mA

• Simple timing model

— No penalty for using full 16 product terms/macrocell

— No delay for single product term steering or sharing

• Flexible clocking

— Spread Aware™ PLL drives all four clock networks

• Allows 0.6% spread spectrum input clocks

• Several multiply, divide and phase shift options

— Four synchronous clock networks per device

— Locally generated product term clock

— Clock polarity control at each register

• Carry-chain logic for fast and efficient arithmetic opera-

tions

• Multiple I/O standards supported

— LVCMOS (3.3/3.0/2.5/1.8V), LVTTL, 3.3V PCI, SSTL2

(I-II), SSTL3 (I-II), HSTL (I-IV), and GTL+

• Compatible with NOBL™, ZBT™, and QDR™ SRAMs

• Programmable slew rate control on each I/O pin

• User-programmable Bus Hold capability on each I/O pin

• Fully 3.3V PCI-compliant (to 66-MHz 64-bit PCI spec,

rev. 2.2)

• CompactPCI hot swap ready

• Multiple package/pinout offering across all densities

— 208 to 676 pins in PQFP, BGA, and FBGA packages

— Simplifies design migration across density

— Self-Boot™ solution in BGA and FBGA packages

• In-System Reprogrammable™ (ISR™)

— JTAG-compliant on-board programming

— Design changes do not cause pinout changes

• IEEE1149.1 JTAG boundary scan

•

Development Software

•

Warp

— IEEE 1076/1164 VHDL or IEEE 1364 Verilog context

sensitive editing

— Active-HDL FSM graphical finite state machine editor

— Active-HDL SIM post-synthesis timing simulator

— Architecture Explorer for detailed design analysis

— Static Timing Analyzer for critical path analysis

— Available on Windows



95/98/2000/XP™ and

Windows NT™ for $99

— Supports all Cypress programmable logic products

Delta39K™ ISR CPLD Family Members

Typical

Gates

[1]

16K – 48K

23K – 72K

46K – 144K

77K – 241K

92K – 288K

Cluster

memory

(Kbits)

192

320

384

Channel

memory

(Kbits)

Maximum

I/O Pins

174

218

302

386

428

MAX2

(MHz)

233

222

181

Speed-t

Pin-to-Pin

(ns)

7.2

7.5

8.5

Standby I

[2]

= 25°C

3.3/2.5V

5 mA

10 mA

20 mA

Device

39K30

39K50

39K100

39K165

39K200

Macrocells

512

768

1536

2560

3072

Notes:

1. Upper limit of typical gates is calculated by assuming only 10% of the channel memory is used.

2. Standby I

values are with PLL not utilized, no output load and stable inputs.

Cypress Semiconductor Corporation

Document #: 38-03039 Rev. *H

•

3901 North First Street

•

San Jose

•

CA 95134 • 408-943-2600

Revised August 1, 2003

Recommended Resources

New ultra-thin fully integrated proximity sensor, do you know?

pic series microcontroller reset circuit

Dual voltage adjustable regulated power supply circuit

GT-JDG1 protector through-type protection circuit

Computer motherboard circuit diagram 815 3_20

Siemens RF amplifier maintenance (repost): Fault phenomenon: Siemens Impact/1.OT magnetic resonance tomography scanner. After booting up, the computer self-check is normal, but the RF system downloading cannot be completed. The error report on...; dtcxn Medical Electronics

What development boards have you successfully applied for?: Seeing the hot topic about development boards these days, I am very curious. I just participated in the PCB application of some electronic websites. As a result, due to work time and device reasons, I...; 老夫子 MCU

[GD32L233C-START Review] 16. IIC obtains the temperature, humidity and atmospheric pressure of the x-nucleo-iks01a3 board: For previous posts, please refer to:【GD32L233C-START Review】1. Unboxing [GD32L233C-START Review] 2. Create a new project step by step [GD32L233C-START Evaluation] 3. Porting FreeRTOS to GD32L233 【GD32...; hehung GD32 MCU

TI classroom new navigation makes it easier to browse! Fill out the questionnaire and get a gift!: [size=4]Did you notice? Did you notice? The TI classroom navigation bar has been revised. Click to enter the TI classroom and experience the new TI classroom navigation bar again! [/size] {:1_123:} [s...; EEWORLD社区 TI Technology Forum

[Question]: When using the downloadable mode image of VxWorks, how is the entry program selected?: I would like to ask you: When using bootable mode, the entry is in usrApp.c. So when choosing downloadable mode, where is the entry program? Or what is the execution order of the application at this t...; qyan332713590 Real-time operating system RTOS

I have a question about the power consumption of MSP430F4XX series LCD. I am in a hurry.: The MSP430F4XX series all have LCD drivers. In stangdy mode, I want to know what the power consumption is when the LCD driver is turned on for the MSP430F4XX. Waiting online, thank you. :shy:...; snjsnjzhang Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components