EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C365404VELC7PC

Description
Synchronous DRAM, 16MX4, 5.4ns, CMOS, PBGA54, MO-210, FBGA-54
Categorystorage    storage   
File Size732KB,56 Pages
ManufacturerProMOS Technologies Inc
Download Datasheet Parametric View All

V54C365404VELC7PC Overview

Synchronous DRAM, 16MX4, 5.4ns, CMOS, PBGA54, MO-210, FBGA-54

V54C365404VELC7PC Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerProMOS Technologies Inc
Parts packaging codeBGA
package instructionTFBGA,
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeS-PBGA-B54
length8 mm
memory density67108864 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count16777216 words
character code16000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16MX4
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width8 mm
Base Number Matches1
V54C365(16/80/40)4VE
64Mbit SDRAM
3.3 VOLT, TSOP II / FBGA
4M X 16, 8M X 8, 16M X 4
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
8PC
125 MHz
8 ns
6 ns
6 ns
Features
4 banks x 1Mbit x 16 organization
4 banks x 2Mbit x 8 organization
4 banks x 4Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8, and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 4096 cycles/64 ms
Available in 54-ball FBGA, 60-ball FBGA, and
54-Pin TSOPII
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Description
The V54C365(16/80/40)4VE is a four bank Syn-
chronous DRAM organized as 4 banks x 1Mbit x 16,
4 banks x 2Mbit x 8, or 4 banks x 4Mbit x 4. The
V54C365(16/80/40)4VE achieves high speed data
transfer rates up to 166 MHz by employing a chip
architecture that prefetches multiple bits and then
synchronizes the output data to a system clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
0°C to 70°C
Package Outline
C/S/T
Access Time (ns)
6
Power
8PC
7PC
7
Std.
L
Temperature
Mark
Blank
V54C365(16/80/40)4VE Rev. 1.4 March 2006
1
Why can't this reset circuit be used?
This is a very common reset circuit for STC, but why when I connect it like this, the RST pin is always 2.5V, and the microcontroller never works. Only when R1 is short-circuited to GND can it work? W...
sky999 PCB Design
(Multiple pictures) A large number of boards have arrived at EEWORLD. Can anyone give me some ideas on how to distribute them?
Haha, I was so excited that I forgot the model of the board.LM3S8962MSP-EXP430G2 with Launchpad Touch cardez430-RF2500You can collect some relevant information first to see what these boards are suita...
EEWORLD社区 Microcontroller MCU
Comparison of various MCU programming languages
Comparison of various MCU programming languages...
ming1005 MCU
Series Chip
There are 74, LM, ULN, LM, CD, etc. before the chip model. What do these mean? Do they refer to a series of products produced by a certain company or are they named by a certain organization?...
xgb198566 Analog electronics
DSP Implementation of Square Root Operation
[size=4]//Function name: VSqrt3 [/size] [size=4]//Function: Implement the square root of 32-bit fixed-point numbers [/size] [size=4]//Performance: The running time is less than 10us under the 60M main...
fish001 DSP and ARM Processors
I don't know the true face of Mount Lu because I am in it.
How to better understand or master the framework of the TMSF28027 chip instaspin foc driver file?...
Mavine Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2698  1043  159  2067  564  55  21  4  42  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号