530FA131M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FA131M000DG

530FA131M000DG: DescriptionLVDS Output Clock Oscillator, 131MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA131M000DG Overview

LVDS Output Clock Oscillator, 131MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA131M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	131 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Household digital display infrared remote control electric fan circuit diagram

Baiju SHJJ-1 multifunctional food processor circuit diagram

Shengfeng DNL-L80A automatic rotating quartz electric heater circuit diagram

Power amplifier circuit diagram a

RL512G signal amplifier circuit

6~60 seconds adjustable pulse oscillator

Please help me solve the PWM output port problem! !: How to determine the PWM output port? Why can we just set P1SEL? Set the port corresponding to the P1SEL register to 1, which means using an external module, but there are so many external modules. Ho...; jiantaozzr Microcontroller MCU

ST's sensors - fully molded package pressure sensors: [b][size=4]{:1_102:}The following content is original by ST front-line engineers. Friends, please come and have a look. Questions and discussions are welcome. [/size][/b][b] [/b] [b] [/b][font=微软雅黑][s...; nmg MEMS sensors

Please advise on connecting NOT gates in parallel and then in series: I would like to ask you, as shown in the figure. 1 The NOT gates are connected in parallel, and then two pairs of parallel gates are connected in series. What effect can be achieved? I only know that ...; flycatbbb Analog electronics

Recommended books on embedded development (XII) --- Getting started and in-depth understanding of embedded C programming language: [align=center][size=5][b]Recommendation of high-quality books on embedded development (XII) --- Introduction and in-depth study of embedded C programming language [/b][/size][/align] [size=4]With the ...; tiankai001 Download Centre

Matrix keyboard line inversion method cannot detect hand release: [code] #include #define UCHAR unsigned char #define UINT unsigned int void main() { UCHAR keyScan(); while(1) { keyScan(); } } void delay(UINT ms) { UINT x, y; for(x = ms; x ; x--) for(y = 197; y; y--...; sunwenjie2007 Embedded System

Welcome netizen music_586 to become the moderator of [TI Analog Technology Experience]!: [font=微软雅黑][size=5]Looking forward to music_586 joining us, the discussion atmosphere of [TI Analog Technology Experience] will get better and better! [/size][/font] [font=微软雅黑][size=5] [/size][/font]...; maylove Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components