EEWORLDEEWORLDEEWORLD

Part Number

Search

3LG13C125.000CTGC

Description
LVPECL Output Clock Oscillator, 24MHz Min, 125MHz Max, 125MHz Nom, CMOS, GREEN, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size196KB,2 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

3LG13C125.000CTGC Overview

LVPECL Output Clock Oscillator, 24MHz Min, 125MHz Max, 125MHz Nom, CMOS, GREEN, SMD, 6 PIN

3LG13C125.000CTGC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1101457041
package instructionSOLCC6,.12
Reach Compliance Codecompliant
YTEOL0
Other featuresOUTPUT ENABLE/DISABLE FUNCTION; TUBE
maximum descent time0.42 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency125 MHz
Minimum operating frequency24 MHz
Nominal operating frequency125 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVPECL
Output load50 OHM
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeSOLCC6,.12
physical size5.0mm x 3.2mm x 0.85mm
Certification statusNot Qualified
longest rise time0.62 ns
Maximum slew rate27.6 mA
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry45/55 %
technologyCMOS
Terminal surfaceMatte Tin (Sn)
CrystalFree™ Differential Oscillator
Ultra Low Power Oscillators
3LG
PRELIMINARY DATA SHEET
Features
Frequency Range:
Output Type:
Stability:
Supply Voltage:
Power Consumption:
Standby Current:
Standard Package:
24 to 125MHz
LVDS / LVPECL / HCSL
± 50 ppm
2.5V, 3.3V
10.9
mA
(2.5V
LVDS)
< 1 uA
5.0 x 3.2 x 0.85
mm
7.0 x 5.0 x 0.85
mm
0 to 70 °C
Specifications
LVDS
LVPECL
HCSL
LVDS
Specifications
LVPECL
HCSL
LVDS:
LVPECL:
HCSL:
Operating Temperature:
This product is
rated
“Green”,
please
contact factory
for
environmental compliancy information
Specification
Symbol
Parameter
Conditions
100 Ω differential termination
50 Ω termination to VDD-2V
50 Ω termination to GND
Supply Voltage
VDD
2.5 V
3.3 V
F
STB
Frequency Stability
±50
ppm
±50
ppm
IDD
Supply Current
10.9 mA 27.6 mA
22 mA
11.3mA
34.1mA
22.7mA
I
OE
Quiescent Current
1 uA
1 uA
Input LOW
/ HIGH level
V
IL
/ V
IH
0.3VDD
(max)
/ 0.7VDD
(min)
0.3VDD
(max)
/ 0.7VDD
(min)
T
R
/ T
F
500/710ps 620/420ps 580/390ps 450/470ps 430/400ps 420/380ps
Rise
/ Fall Time
V
A
Amplitude
0.35V
0.71V
0.70V
0.35V
0.79V
0.70V
V
M
Mid Level (offset)
1.2 V
1.1V
0.35V
1.2 V
2V
0.35V
SYM
Symmetry
45 / 55%
45 / 55%
Start-up time
Period Jitter
Cycle to Cycle Jitter
Phase Jitter
Output Frequency
T
ST
PJ
RMS
CCJ
Max
φJ
FOUT
3.6 ps
33 ps
400 us
2.9 ps
22 ps
1.0 ps
33.333
Nominal
Total Frequency Stability*
100MHz
Maximum; OE = GND
At OE
pin
Maximum; 20/80% of
V
A
; Output load (CL) =
2pF
Single Ended output swing (Pk-Pk)
Worst case
Output valid time after VDD meets the specified range &
OE
transition
100MHz
100MHz; measured over 12k cycles
12k to 20MHz
(nominal)
125
400 us
2.5 ps
19 ps
2.9 ps
27 ps
3 ps
29 ps
1.0 ps
62.5
66.66
2.6 ps
24 ps
Standard Frequencies:
25
40
50
100
Note: Above specifications are typical at room temperature (25°C ) unless otherwise specified.
* Inclusive of initial frequency accuracy, operating temperature range, supply variation, load variation, 3 times solder reflow, shock, vibration and 10 years aging at 25°C.
Package Outline and Dimensions
5.0 ±0.05
1.30 ±0.05
1.50 ±0.05
Pin #1 ID
R 0.15°
Typical PCB Land Pattern
0.85 ±0.05
0.0-0.05
3.60
OE
5.08
VDD
7.0 x 5.0
(mm)
6L SMD
7.0 x 5.0mm
7.00 ±0.05
2.54 Bsc
0.25 Ref
N/C
GND
0.203 Ref.
1.60
OUTB
OUT
Top View
3.20 ±0.05
Bottom View
1.00 ±0.05
0.64 ±0.05
Pin #1 ID
Chamfer
0.30 x 45°
Side View
0.85 ±0.05
0.0-0.05
1.60
2.60
5.0 x 3.2
(mm)
OE
2.54
VDD
OUTB
OUT
1.50
5.0 x 3.2mm
6L SMD
5.00 ±0.05
1.27 Bsc
1.08 ±0.05
0.203 Ref.
N/C
GND
0.90
Top View
Oct 24, 2011
Bottom View
Side View
©2011 Integrated Device Technology, Inc
www.IDT.com
Help, gateway module configuration problem!
Currently I want to connect to the gateway through the lora module. If my module configuration is like this, AT+BAND=6;AT+FREQ=1,8,470300000;AT+FREQ=3,8,500300000;AT+OTAA=1;AT+RX2=0,500300000;AT+CLASS...
东胜物联 Wireless Connectivity
Playing with RP2040: Setting up Python development environment
The previous article: Playing with RP2040: Unboxing, Evaluation and Power-on Operation introduced the hardware and power-on usage of RP2040. This article will build the software development environmen...
DDZZ669 Mobile and portable
[MPS Mall Big Offer Experience Season] Unboxing
I was looking for a POE solution recently, and there was a forum activity, so I chose the MPS POE transmitter and receiver DEMO boards. I opened the box immediately after receiving the goods. Even the...
york_feng Power technology
The filter capacitor between VCC and GND shows that both pins are GND on the PCB. Is that wrong?
I would like to ask if the filter capacitor between VCC and GND shows that both pins are GND in the PCB. Is this wrong? The filter capacitor C11 in the minimum system is shown in the PCB as one pin VC...
andysychen PCB Design
World Cup, how are you guys doing?
It seems that engineers in the forum don’t discuss football much. Is the football atmosphere in China so bad?...
Honghuzaitian Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1562  1182  699  1180  1849  32  24  15  38  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号