EEWORLDEEWORLDEEWORLD

Part Number

Search

ABL-50.0000MHZ-10-B3Q-FB-Q15-T

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size2MB,4 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ABL-50.0000MHZ-10-B3Q-FB-Q15-T Overview

Parallel - Fundamental Quartz Crystal,

ABL-50.0000MHZ-10-B3Q-FB-Q15-T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7202363637
package instructionHC/49US, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL2
Other featuresBT-CUT; TR
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.01%
frequency tolerance25 ppm
JESD-609 codee3
load capacitance10 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
physical sizeL11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceMatte Tin (Sn)
HC/49US (AT49) MICROPROCESSOR CRYSTAL
ABL Series
Moisture Sensitivity Level (MSL) – This product is Hermetically Sealed
and not Moisture Sensitive - MSL = N/A: Not Applicable
Pb
RoHS/RoHS II
11.5 x 5.0 x 3.5 mm
| | | | | | | | | | | | | | |
FEATURES:
• High reliability & Low Cost
• Tight stability & extended temperature
• Proven resistance welded metal package
APPLICATIONS:
• Home electronics
• Computers, modems, and communications
• High-precision TCXO and clock applications
• Microprocessors
STANDARD SPECIFICATIONS:
Parameters
Frequency Range
Minimum
3.579545
3.579545
Operation mode
24.01
24.01
Operating Temperature
Storage Temperature
Frequency Tolerance
Frequency Stability over the Operating
Temperature ( ref. to +25°C)
Equivalent series resistance (R1)
Shunt capacitance (C0)
Load capacitance (CL)
Drive Level
Aging @ 25°C per year
Insulation Resistance
Drive Level Dependency (DLD,
Minimum 7 points tested: from 1µW to
500µW)
0
-55
-50
-50
See table 1 below
7
18
100
500
±10
25% of Max
ESR
Max ESR in
Table 1
1000
±5
Typical
Maximum
70
24.0
70.00
50.00
+70
+125
+50
+50
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
MΩ
ppm
MHz
Fundamental AT-
cut (Standard)
3
rd
OT AT-cut
(Standard)
Fundamental AT-
cut or BT-cut (See
options)
See options
See options
See options
Units
Notes
See options
@ 100Vdc ± 15V
Δfrequency
(Max –
Min)
ΔESR
(Max – Min)
Max ESR over DLD
range
Table 1
Frequency (MHz)
3.579 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ESR(Ω) max.
180
120
100
80
60
50
40
100
80
5101 Hidden Creek Lane Spicewood TX 78669
Phone: 512-371-6159 | Fax: 512-351-8858
For terms and conditions of sale please visit:
www.abracon.com
REVISED: 11.8.2016
ABRACON IS
ISO9001-2008
CERTIFIED
ABRACON IS
LL C
lwip implements GPRS communication example code
My platform is S3C2410 (ucos-ii) + MC35I. I have ported LWIP1.3.1 on UCOS, but I don't know how to use the given functions in LWIP1.3.1 to implement GPRS communication. Does anyone have relevant code ...
cgl123456 Embedded System
Verilog
Does anyone have an ALU example designed in Verilog? Please give me one (not copied from the Internet)...
1520415739 FPGA/CPLD
Weird LoadImage() failure
I am using WinCE5.0, and I add my own images to explorebase.rc for HPC. a. If the image is generated by sysgen or build sysgen, when I execute LoadImage, it fails and GetLastError() returns 1814. b. I...
sujd_01 Embedded System
ADC Experiment of LM3S328
I asked about the ADC experiment earlier, but I never got an answer. Now I finally made it and I'd like to share it with you. The experimental result is: the light will be on when the sampling voltage...
shmily53 Microcontroller MCU
Help me, everyone.
Why can't I see the NANDFLASH disk in the CE os I configured myself? The strange thing is that the OS I burned into the NAND can only run at the beginning, but it can't run after shutting down and res...
xiaoxiao818 Embedded System
Why do we need dual register synchronization across clock domains?
As the design scale continues to rise, various interface peripherals are dazzling, and clocks are inevitably "flying all over the sky" (note that "flying all over the sky" here does not mean abuse, bu...
ove学习使我快乐 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1393  1144  35  136  1976  29  24  1  3  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号