EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4QV01LG-0057CDI8

Description
LVDS Output Clock Oscillator, 156.25MHz Nom
CategoryPassive components    oscillator   
File Size453KB,20 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Environmental Compliance
Download Datasheet Parametric View All

8N4QV01LG-0057CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4QV01LG-0057CDI8 - - View Buy Now

8N4QV01LG-0057CDI8 Overview

LVDS Output Clock Oscillator, 156.25MHz Nom

8N4QV01LG-0057CDI8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4035261690
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; SELECTABLE O/P FREQ
Maximum control voltage2.5 V
Minimum control voltage
maximum descent time0.425 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate754.5 ppm
frequency stability20%
linearity10%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency156.25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
Package body materialCERAMIC
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.425 ns
Maximum slew rate155 mA
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Quad-Frequency Programmable
VCXO
General Description
The IDT8N4QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead ceramic 5mm x
7mm x 1.55mm package.
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4QV01 can be programmed via the I
2
C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL, P, M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements.
IDT8N4QV01 REV G
DATASHEET
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order codes),
re-programmable by I
2
C
I
2
C programming interface for the output clock frequency, APR
and internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
Absolute pull-range (APR) programmable from ±4.5ppm to
±754.5ppm
One 2.5V or 3.3V LVDS differential clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.494ps
(typical)
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.594ps (typical)
2.5V or 3.3V supply voltage modes
-40°C to 85°C ambient operating temperature
Lead-free (RoHS 6) packaging
Block Diagram
OSC
114.285 MHz
÷MINT,
MFRAC
2
VC
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock
®
NG
VCO
1950-2600MHz
÷N
Q
nQ
VC 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
A/D
7
25
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
7
IDT8N4QV01 REV G DATA SHEET
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4QV01GCD REVISION A MARCH 11, 2014
1
©2014 Integrated Device Technology, Inc.
LabVIEW and Data Acquisition Introduction Seminar
LabVIEW and Data Acquisition Introduction SeminarBeijing Wuhan Shenyang Chengdu Xi'an Shenzhen Shanghai NanjingDear Engineer , Hello!We sincerely invite you to attendthe Panhua Measurement and Control...
安_然 Test/Measurement
Can you guys tell me how the work is divided among the three of you in your team?
[i=s] This post was last edited by paulhyde on 2014-9-15 09:29 [/i] I am participating in the 2009 National Undergraduate Electronic Design Competition. I have formed a team with my ideal partners, bu...
huhu0708 Electronics Design Contest
Using Canvas Control in Stellaris Graphics Library
In the following code, I have declared g_sBackground and g_sPushBtn, but it still reports an error of Undefined. extern const tDisplay g_skitronix320x240x16_SSD2119; extern tCanvasWidget g_sBackground...
dreambutterfly Microcontroller MCU
Questions about SD card operation
I want to learn about SD cards recently, and I have a question: when the SD card sends data to 430, I read the data through the receive buffer. Will this happen: the receive buffer is updated by the n...
zkaiaizy Microcontroller MCU
Embedded uboot learning
1. The main components of a computer system(1) A computer system is a system that is operated by a CPU as the core. Typical computer systems include: PCs (desktops + laptops), embedded devices (mobile...
fish001 DSP and ARM Processors
About AGC automatic gain
Why can sine waves be automatically amplified without distortion, while triangle waves and square waves will be distorted?...
SOSO123 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1946  619  2102  330  1848  40  13  43  7  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号