EEWORLDEEWORLDEEWORLD

Part Number

Search

FP4-T-25000X-M-C-D-3-X-EB-X

Description
CRYSTAL OSCILLATOR, CLOCK, 25MHz, LVDS OUTPUT, FLAT PACK, 14 PIN
CategoryPassive components    oscillator   
File Size770KB,8 Pages
ManufacturerPrecision Devices Incorporated
Download Datasheet Parametric View All

FP4-T-25000X-M-C-D-3-X-EB-X Overview

CRYSTAL OSCILLATOR, CLOCK, 25MHz, LVDS OUTPUT, FLAT PACK, 14 PIN

FP4-T-25000X-M-C-D-3-X-EB-X Parametric

Parameter NameAttribute value
Objectid1496904125
Reach Compliance Codeunknown
YTEOL5.8
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
Installation featuresSURFACE MOUNT
Number of terminals14
Nominal operating frequency25 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load100 OHM
physical size20.01mm x 14.97mm x 5.08mm
longest rise time1 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry60/40 %
Space Level Clock Oscillator
Flat Pack
PDI
FP-Series XO,
utilizing premium swept quartz crystal resonator in a 4-point
mount, is designed for low-to-mid orbit applications and manufactured in PDI’s
own MIL-PRF-38534 and MIL-PRF-55310/QPL certified manufacturing facility.
(Higher Orbits available upon request)
ex)
FP2—T—25000X—M—C—D—3—G—EM—X
*
PACKAGE
ENABLE
TYPE
T
= Tri-State
FP1
= 24 Pin
X
= No Connect
FP2
= 20 Pin
FP4
= 14 Pin
FP6
= 16 Pin
FREQUENCY
00750X-99999X
=
750.000kHz –
99.000MHz
C10000-C80000
=
100.000MHz –
800.000MHz
OUTPUT
C
= CMOS
M
= LVDS
O
= LVCMOS
P
= LVPECL
FREQUENCY
STABILITY
B
= +/-25.0 (Temp B)
U
= +/-35.0 (Temp B+D)
C
= +/-50.0 (Temp B+D)
V
= +/-65.0 (Temp E)
S
= Special
OPERATING
TEMPERATURE
B
= -20 to +70°C
D
= -40 to +85°C
E
= -55 to +125°C
S
= Special
SUPPLY
VOLTAGE
2
= +2.5V
3
= +3.3V
LEAD FORM
G
= Gull Wing
X
= None
S
= Special
GRADE
EB
=
Eng. Bread Bd.
EM
=
Eng. Model
FM
=
Flight Model
Absolute Maximum Ratings
*(X) for standard or assigned for custimization.
PAR AM E T ER
Frequency Range
Output Ranges
Supply Voltage
Input Voltage
Output Voltage
Storage Temperature
Ambient Operating Temperature
Junction Temperature
ESD Protection Human Body Model
Radiation, Total Ionized Dose
Single Event Latch Up Immunity
General Electrical Specifications
SYM
CMOS & LVCMOS
LVDS & LVPECL
Vdd
VI
VO
TS
TA
TJ
TID
SEL
MIN
.750
.750
24
-0.5
-0.5
-65
-40
MAX
800
160
800
4.6
Vdd+0.5 V
Vdd+0.5 V
150
85
125
2
100
60
UNIT
MHz
MHz
V
C
C
C
kV
Krad
MeV-cm
2
/mg
PAR AM E T ER
SYM
CO N D ITIO N S
Fo<24MHz (LVCMOS)
24MHz<Fout<180MHz
(LVPECL/LVDS/LVCMOS)
180MHz<Fout<800MHz
(LVPECL/LVDS)
MI N
T YP
MA X
15
65/45/30
100/80
U N IT
mA
Supply Current under load
Idd
Operating Voltage
Output Clock Duty Cycle
Vdd
@ 50% Vdd (LVCMOS)
@ 1.25V (LVDS)
@ Vdd – 1.3V (LVPECL)
REV:
NA
SIZE:
A
2.97
45
CAGE:
A
3.3
50
3.63
55
V
%
1
of
8
TN type liquid crystal display principle
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] TN-type liquid crystal display principle TN-type liquid crystal display technology can be said to be the most basic among liquid...
gaoyanmei Mobile and portable
232/485 communication mode configurable circuit
I want to make a circuit, that is, the software is configured for 232 communication or 485 communication. Of course, the input/output port of the microcontroller is shared, and the pins of the communi...
susion Embedded System
First contact with ufun
It has been two weeks since I received the development board, but I have not had time to use it. Today, I took the opportunity to unbox and learn about Ufun while I was not busy at work. Let me talk a...
wolf11111 stm32/stm8
Ask: Which function can be called to make the input method pop up automatically? ?
I would like to ask you: I added Pinyin input method and Hanwang input method under WINCE. Now it can support automatic switching between these two input methods by pressing keys, but I must manually ...
coabbb Embedded System
Applications of PROTEUS
This is a textbook on PROTEUS application...
cshx1986 MCU
The difference between cpld's logic gate LE and equivalent macro unit
Dear experts, I am a little confused about the concepts of cpld logic gates, LEs in the manual, and Typical Equivalent Macrocells. Let me show you the pictures first. The pictures below are the parame...
yilaozhuang FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2181  1111  1916  1939  765  44  23  39  40  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号