EEWORLDEEWORLDEEWORLD

Part Number

Search

PRA100I4234R0.1%0.02%31

Description
Array/Network Resistor, Isolated, Thin Film, 0.1W, 234ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 1606,
CategoryPassive components    The resistor   
File Size80KB,5 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

PRA100I4234R0.1%0.02%31 Overview

Array/Network Resistor, Isolated, Thin Film, 0.1W, 234ohm, 50V, 0.1% +/-Tol, -10,10ppm/Cel, 1606,

PRA100I4234R0.1%0.02%31 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid981830174
package instructionSMT, 1606
Reach Compliance Codecompliant
Country Of OriginFrance
ECCN codeEAR99
YTEOL6.5
structureChip
The first element resistor234 Ω
JESD-609 codee0
Installation featuresSURFACE MOUNT
Network TypeISOLATED
Number of components1
Number of functions4
Number of terminals8
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.4 mm
Package length4 mm
Package formSMT
Package width1.6 mm
method of packingBox
Rated power dissipation(P)0.1 W
resistance234 Ω
Resistor typeARRAY/NETWORK RESISTOR
size code1606
surface mountYES
technologyTHIN FILM
Temperature Coefficient10 ppm/°C
Terminal surfaceTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.1%
Operating Voltage50 V
PRA 100, 135, 182 (CNW)
Vishay Sfernice
High Precision Resistor Chip Arrays
FEATURES
High stability passivated nichrome resistive
layer 0.02 % on ratio, 1000 h at Pn at + 70 °C
Tight TCR (10 ppm/°C) and TCR tracking
(to 1 ppm/°C)
Very low noise < 35 dB and voltage coefficient
< 0.01 ppm/V
Ratio tolerance to 0.01 % (R
200R)
Pre-tinned terminations over nickel barrier
High temperature option (200 °C)
SMD wraparound chip resistor array
Compliant to RoHS directive 2002/95/EC
PRA arrays can be used in most applications requiring a
matched pair (or set) of resistor elements. The networks
provide 1 ppm/°C TCR tracking, a ratio tolerance as tight as
0.01 % and outstanding stability. They are available in 1 mm,
1.35 mm and 1.82 mm pitch.
TYPICAL PERFORMANCE
ABS
TCR
TOL
10 ppm/°C
ABS
0.1 %
TRACKING
2 ppm/°C
RATIO
0.05 %
DIMENSIONS
Suggested Land Pattern
R
S
R
P
Q
F
A
I: Independent resistors
E
Termination
Electrical diagram
R1
R2
R7
R8
DIM.
A
B
C
D
E
(1)
F
G
P
Q
R
S
PRA 100
mm
1.6
0.4
0.65
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 135
mil
63
16
mm
1.85
0.4
1.05
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.15
- 0.15
PRA 182
mil
72
16
41
10
mm
3.0
0.4
1.3
+ 0.2
- 0.1
+ 0.2
- 0.2
+ 0.35
- 0.15
B
D
C
F
G
mil
118
16
51
10
Number
of resistors:
2 to
8
R1 = R2 = ... R8
25.5
10
0.25
0.25
0.25
E = (N x F) ± 0.2 mm
1
0.4
+ 0.1
-0
E = (N x F) ± 8 mil
53.1
15
41.3
12
40
31.5
1.82
0.4
+ 0.1
-0
C: One common point
N
resistors
R1
E
40
15
27.5
12
40
23.5
1.35
0.4
+ 0.1
-0
72
15
59.8
12
40
70.8
B
C
D
A
R2
R7
R8
0.7
0.3
1
0.6
1.05
0.3
1
0.8
1.52
0.3
1
1.8
F
G
Note
(1)
E depends on number of resistors
* Pb containing terminations are not RoHS compliant, exemptions may apply
** Please see document “Vishay Material Category Policy”:
www.vishay.com/doc?99902
www.vishay.com
66
For technical questions, contact:
sfer@vishay.com
Number
of resistors:
2 to
8
R1 = R2 = ... R8
Document Number: 53033
Revision: 17-Aug-09
How to implement USB requests in user mode
[b][/b]Can I ask experts to help me realize the standard USB request and the Mass Storage Reset and Get Max LUN requests in the USB Bulk Only protocol in user mode? My target device is a USB flash dri...
xuxiumei1987 Embedded System
Find the root cause of the problem and optimize the GPRS network
With the introduction of General Packet Radio Service (GPRS) and its coexistence with the existing GSM, mobile network operators are facing new challenges. Like any new system, GPRS networks also expe...
fly RF/Wirelessly
If you have used Q64, please come in and learn more about GPIO.
Neither AT commands nor OpenAT can control the IO port?...
toshbia Embedded System
EDA Experiment and Practice Tutorial CD-ROM
I need EDA experiment and practice CD materials urgently. Does anyone have them? [email]771498705@qq.com[/email], I would be very grateful...
ole007 FPGA/CPLD
Keyboard interface design
Keyboard interface design Abstract : This paper mainly introduces the working principle of the keyboard and the structure of six keyboard interface circuits and key recognition methods, which can meet...
speedUp MCU
This week's highlights
[url=http://www.deyisupport.com/blog/b/ti_dlp_/archive/2016/08/16/52476.aspx][font=微软雅黑]Direct Imaging Digital Exposure Technology "Prints" Innovation Future[/font][/url][font=微软雅黑][size=14px] [/size]...
橙色凯 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2779  470  1108  846  1898  56  10  23  18  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号