CY7C093794V CY7C093894V CY7C09289V CY7C09369V CY7C09379V CY7C09389V3.3V 64K/128K x 36 and 128K/256K x 18
Synchronous Dual-Port RAM
PRELIMINARY
CY7C0837V
CY7C0830V/CY7C0831V
CY7C0832V/CY7C0833V
FLEx18
TM
3.3V 32K/64K/128K/256K/512K x 18
Synchronous Dual-Port RAM
Features
• True dual-ported memory cells that allow simultaneous
access of the same memory location
• Synchronous pipelined operation
• Family of 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit and 9-Mbit
devices
• Pipelined output mode allows fast operation
• 0.18-micron CMOS for optimum speed and power
• High-speed clock to data access
• 3.3V low power
— Active as low as 225 mA (typ)
•
•
•
•
•
•
•
•
— Standby as low as 55 mA (typ)
Mailbox function for message passing
Global master reset
Separate byte enables on both ports
Commercial and industrial temperature ranges
IEEE 1149.1-compatible JTAG boundary scan
144-ball FBGA (13 mm × 13 mm) (1.0 mm pitch)
120TQFP (14 mm x 14 mm x 1.4 mm)
Counter wrap around control
— Internal mask register controls counter wrap-around
— Counter-interrupt flags to indicate wrap-around
— Memory block retransmit operation
• Counter readback on address lines
• Mask register readback on address lines
• Dual Chip Enables on both ports for easy depth
expansion
Functional Description
The FLEx18 family includes 512-Kbit, 1-Mbit, 2-Mbit, 4-Mbit
and 9-Mbit pipelined, synchronous, true dual-port static RAMs
that are high-speed, low-power 3.3V CMOS. Two ports are
provided, permitting independent, simultaneous access to any
location in memory. The result of writing to the same location
by more than one port at the same time is undefined. Registers
on control, address, and data lines allow for minimal set-up
and hold time.
During a Read operation, data is registered for decreased
cycle time. Each port contains a burst counter on the input
address register. After externally loading the counter with the
initial address, the counter will increment the address inter-
nally (more details to follow). The internal Write pulse width is
independent of the duration of the R/W input signal. The
internal Write pulse is self-timed to allow the shortest possible
cycle times.
A HIGH on CE0 or LOW on CE1 for one clock cycle will power
down the internal circuitry to reduce the static power
consumption. One cycle with chip enables asserted is required
to reactivate the outputs.
Additional features include: readback of burst-counter internal
address value on address lines, counter-mask registers to
control the counter wrap-around, counter interrupt (CNTINT)
flags, readback of mask register value on address lines,
retransmit functionality, interrupt flags for message passing,
JTAG for boundary scan, and asynchronous Master Reset
(MRST).
The CY7C0833V device in this family has limited features.
Please see Address Counter and Mask Register
Operations
[15]
on page 6 for details.
Table 1. Product Selection Guide
Density
Part Number
Max. Speed (MHz)
Max. Access Time - clock to Data (ns)
Typical operating current (mA)
Package
512-Kbit
(32K x 18)
CY7C0837V
167
4.0
225
144 FBGA
1-Mbit
(64K x 18)
CY7C0830V
167
4.0
225
120 TQFP
144 FBGA
2-Mbit
(128K x 18)
CY7C0831V
167
4.0
225
120 TQFP
144 FBGA
4-Mbit
(256K x 18)
CY7C0832V
167
4.0
225
120 TQFP
144 FBGA
9-Mbit
(512K x 18)
CY7C0833V
133
4.7
270
144 FBGA
Cypress Semiconductor Corporation
Document #: 38-06059 Rev. *K
•
3901 North First Street
•
San Jose
,
CA 95134
•
408-943-2600
July 06, 2004
PRELIMINARY
Pin Definitions
Left Port
A
0L
–A
18L[1]
ADS
L[7]
CE0
L[7]
CE1
L[6]
CLK
L
CNTEN
L
[7]
CY7C0837V
CY7C0830V/CY7C0831V
CY7C0832V/CY7C0833V
Right Port
A
0R
–A
18R[1]
ADS
R[7]
CE0
R[7]
CE1
R[6]
CLK
R
CNTEN
R[7]]
[6]
Description
Address Inputs.
Address Strobe Input.
Used as an address qualifier. This signal should be asserted LOW
for the part using the externally supplied address on the address pins and for loading this
address into the burst address counter.
Active LOW Chip Enable Input.
Active HIGH Chip Enable Input.
Clock Signal.
Maximum clock input rate is f
MAX
.
Counter Enable Input.
Asserting this signal LOW increments the burst address counter of
its respective port on each rising edge of CLK. The increment is disabled if ADS or CNTRST
are asserted LOW.
Counter Reset Input.
Asserting this signal LOW resets to zero the unmasked portion of
the burst address counter of its respective port. CNTRST is not disabled by asserting ADS
or CNTEN.
Address Counter Mask Register Enable Input.
Asserting this signal LOW enables access
to the mask register. When tied HIGH, the mask register is not accessible and the address
counter operations are enabled based on the status of the counter control signals.
Output Enable Input.
This asynchronous signal must be asserted LOW to enable the DQ
data pins during Read operations.
Mailbox Interrupt Flag Output.
The mailbox permits communications between ports. The
upper two memory locations can be used for message passing. INT
L
is asserted LOW when
the right port writes to the mailbox location of the left port, and vice versa. An interrupt to a
port is deasserted HIGH when it reads the contents of its mailbox.
Counter Interrupt Output.
This pin is asserted LOW when the unmasked portion of the
counter is incremented to all “1s.”
Read/Write Enable Input.
Assert this pin LOW to write to, or HIGH to Read from the dual
port memory array.
Byte Select Inputs.
Asserting these signals enables Read and Write operations to the
corresponding bytes of the memory array.
Master Reset Input.
MRST is an asynchronous input signal and affects both ports.
Asserting MRST LOW performs all of the reset functions as described in the text. A MRST
operation is required at power-up.
JTAG Test Mode Select Input.
It controls the advance of JTAG TAP state machine. State
machine transitions occur on the rising edge of TCK.
JTAG Test Data Input.
Data on the TDI input will be shifted serially into selected registers.
JTAG Test Clock Input.
JTAG Test Data Output.
TDO transitions occur on the falling edge of TCK. TDO is normally
three-stated except when captured data is shifted out of the JTAG TAP.
Ground Inputs.
Power Inputs.
CNTRST
L
[6]
CNTRST
R
CNT/MSK
L
[6]
CNT/MSK
R
[6]
DQ
0L
–DQ
17L[1]
OE
L
DQ
0R
–DQ
17R[1]
Data Bus Input/Output.
OE
R
INT
L
CNTINT
L[8]
R/W
L
B
0L
–B
3L
INT
R
CNTINT
R[8]
R/W
R
B
0R
–B
1R
MRST
TMS
TDI
TCK
TDO
V
SS
V
DD
Document #: 38-06059 Rev. *K
Page 5 of 28
京公网安备 11010802033920号
EEWORLD
