DM05-270F datasheet, PDF - EEWORLD Datasheet

DM05-270F: DescriptionMica Capacitor, Mica, 1% +Tol, 1% -Tol, 0.000027uF,; CategoryPassive components capacitor; File Size694KB，5 Pages; ManufacturerArco Electronics

Download Datasheet Parametric View All

DM05-270F Overview

Mica Capacitor, Mica, 1% +Tol, 1% -Tol, 0.000027uF,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	826962213
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	0.000027 µF
Capacitor type	MICA CAPACITOR
Custom functions	Non-Standard Items Available
dielectric materials	MICA
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Package form	Radial
positive tolerance	1%
series	DM

Design considerations for single-chip microcomputer key scanning program: New key scanning programHowever, after browsing the Internet for a long time and reading a lot of source code, I did not find any trace of this key processing method, so I shared it with my colleagues...; fish001 Microcontroller MCU

What are your plans for the 8-day Mid-Autumn Festival and National Day holiday?: RT, what are everyone's plans? Going home? Traveling? :lol I think no one will need to work overtime if they just stay at home:funk:...; sint27 Talking

Finally got into the company I like, and it was my first time to distribute my salary!!!: Finally got into the company I like, and it was my first time to distribute my salary!!!...; 超超真 Embedded System

WinCE starts slowly: It will take a long time after Log2Phys: Logical 0x500 -> Physical 0x900 to reach System ready!...; Alan1987 Embedded System

[FPGA Tips] How fast is three-level logic? How to calculate?: wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...; eeleader FPGA/CPLD

Verilog Syntax Summary: 1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components