EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4S270FC-0060CDI

Description
LVDS Output Clock Oscillator
CategoryPassive components    oscillator   
File Size607KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

8N4S270FC-0060CDI Overview

LVDS Output Clock Oscillator

8N4S270FC-0060CDI Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1321917799
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
maximum descent time0.45 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee3
Installation featuresSURFACE MOUNT
Nominal operating frequency622.08 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.55mm
longest rise time0.45 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry53/47 %
Terminal surfaceMatte Tin (Sn)
LVDS Frequency-Programmable
Crystal Oscillator
IDT8N4S270
DATASHEET
General Description
The IDT8N4S270 is a Factory Frequency-Programmable Crystal
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock
®
NG technology for
an optimum of high clock frequency and low phase noise
performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm
x 1.55mm package.
The device can be factory programmed to any in the range from
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz and
supports a very high degree of frequency precision of 218Hz or
better. The extended temperature range supports wireless
infrastructure, telecommunication and networking end equipment
requirements.
Features
Fourth generation FemtoClock
®
NG technology
Factory-programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Frequency programming resolution is 218Hz and better
One 2.5V, 3.3V LVDS clock output
Output enable control (positive polarity), LVCMOS/LVTTL
compatible
RMS phase jitter @ 231.25MHz (12kHz - 20MHz):
0.48ps (typical), integer PLL feedback configuration
RMS phase jitter @ 231.25MHz (1kHz - 40MHz):
0.50ps (typical), integer PLL feedback configuration
2.5V or 3.3V supply
-40°C to 85°C ambient operating temperature
Available in a lead-free (RoHS 6) 6-pin ceramic package
Block Diagram
PFD
&
LPF
FemtoClock
®
NG
VCO
Pin Assignment
OE 1
6 V
DD
5 nQ
4 Q
OSC
f
XTAL
2
÷P
÷N
Q
nQ
DNU 2
GND 3
÷MINT,
MFRAC
25
Configuration Register (ROM)
OE
Pullup
7
IDT8N4S270
6-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4S270CCD REVISION A
AUGUST 31, 2012
1
©2012 Integrated Device Technology, Inc.
Popularize the basic knowledge of MSP430 software usage and hardware
:) Everyone is welcome to communicate and learn together!:)...
yangxiandao Microcontroller MCU
Compilation of TQ3358 Linux CAN test program
The company's TQ3358 development board supports CAN communication function, and recently many friends have mentioned the problem of compiling the source code of the CAN test program canutils. Now rele...
小小宇宙 ARM Technology
A novice hits a wall when debugging busybox-1.15.2 ==!
bootloader: u-boot-1.1.4 root fs:busybox-1.15.2 kernel:2.6.25 Kernel command line: root=/dev/ram0 rw mem=128M@0x60000000 console=ttySAC0,115200n8n initrd=0x62000000,24M init= /linuxrc print informatio...
why_q Embedded System
Altera socfpga NEON instruction acceleration test succeeded (with source code)
[i=s] This post was last edited by yupc123 on 2016-8-15 16:51 [/i] 10000 floating point data accumulation and test, the result is as follows:The source code is as follows: #include "NE10.h" #include #...
yupc123 FPGA/CPLD
SEED-DIM3517 trial list confirmed
After the review by Hezhongda engineers, the following netizens have been granted a 2-month trial period: wangqy, rivita, paulhyde. We look forward to your completing the project and sharing your expe...
EEWORLD社区 ARM Technology
Let's talk about how to view the truth table in the quartus schematic
How to check the truth table in the quartus schematic?I searched on Baidu and found that it didn't work. Here is what Baidu said:I use the software of QuartusII v9.1. In help, select "message"-"index"...
zhaoqibinpp FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2483  1111  1281  2455  562  50  23  26  12  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号