SPT7750BCU datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> SPT7750BCU

SPT7750BCU: Description8-BIT, 500 MSPS, FLASH A/D CONVERTER; CategoryAnalog mixed-signal IC converter; File Size86KB，8 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

SPT7750BCU Overview

8-BIT, 500 MSPS, FLASH A/D CONVERTER

SPT7750BCU Parametric

Parameter Name	Attribute value
Maker	Fairchild
Parts packaging code	DIE
package instruction	DIE,
Contacts	73
Reach Compliance Code	unknow
ECCN code	3A991.C.1
Maximum analog input voltage
Minimum analog input voltage	-2 V
Maximum conversion time	0.002 µs
Converter type	ADC, FLASH METHOD
JESD-30 code	R-XUUC-N73
Maximum linear error (EL)	0.5859%
Nominal negative supply voltage	-5.2 V
Number of analog input channels	1
Number of digits	8
Number of functions	1
Number of terminals	73
Maximum operating temperature	70 °C
Minimum operating temperature
Output bit code	BINARY
Output format	PARALLEL, 8 BITS
Package body material	UNSPECIFIED
encapsulated code	DIE
Package shape	RECTANGULAR
Package form	UNCASED CHIP
Certification status	Not Qualified
Sampling rate	500 MHz
surface mount	YES
Temperature level	COMMERCIAL
Terminal form	NO LEAD
Terminal location	UPPER

Preview

Download Datasheet

View All

SPT7750

8-BIT, 500 MSPS, FLASH A/D CONVERTER

TECHNICAL DATA

FEATURES

•

1:2 Demuxed ECL compatible outputs

Wide input bandwidth – 900 MHz

Low input capacitance – 15 pF

Metastable errors reduced to 1 LSB

Monolithic for low cost

Gray code output

APPLICATIONS

•

Digital oscilloscopes

Transient capture

Radar, EW, ECM

Direct RF down-conversion

NOVEMBER 30, 2001

GENERAL DESCRIPTION

The SPT7750 is a full parallel (flash) analog-to-digital con-

verter capable of digitizing full scale (0 to –2 V) inputs into

eight-bit digital words at an update rate of 500 MSPS. The

ECL-compatible outputs are demultiplexed into two sepa-

rate output banks, each with differential data ready out-

puts to ease the task of data capture. The SPT7750’s wide

input bandwidth and low capacitance eliminate the need

for external track-and-hold amplifiers for most applica-

tions. A proprietary decoding scheme reduces metastable

errors to the 1 LSB level. The SPT7750 operates from a

single –5.2 V supply, with a nominal power dissipation of

5.5 W.

The SPT7750 is available in an 80-lead surface-mount

MQuad package over the industrial temperature range

(–25 °C to +85 °C) and in die form.

BLOCK DIAGRAM

Analog

Input

Preamp

Comparator

256

CLK CLK

CLOCK

BUFFER

DEMUX

CLOCK

BUFFER

255

(OVR)

(MSB)

DRB (DATA READY)

D8B

D7B

D6B

D5B

D4B

D3B

D2B

DRB (DATA READY)

D8B (OVR)

D7B (MSB)

D5B

D6B

152

256 TO 8 Bit Decoder

With Metastable Error Correction

ECL Output Buffers And Latches

151

D4B

D3B

D2B

D1B

D0B (LSB)

DRA (DATA READY)

D8A (OVR)

D7A (MSB)

D5A

D4A

D3A

D2A

D1A

D0A (LSB)

D6A

1:2 DEMULTIPLEXER

128

D1B

D0B

127

D8A

D7A

D6A

D5A

D4A

D3A

D2A

D1A

D0A

(LSB)

BANK A

BANK B

SPT7750BCU Related Products

	SPT7750BCU	SPT7750	SPT7750AIK	SPT7750BIK
Description	8-BIT, 500 MSPS, FLASH A/D CONVERTER	8-BIT, 500 MSPS, FLASH A/D CONVERTER	8-BIT, 500 MSPS, FLASH A/D CONVERTER	8-BIT, 500 MSPS, FLASH A/D CONVERTER

Recommended Resources

Practical fast charger circuit

Power supply circuit diagram of AST-TE1498 multi-frequency color display

Low distortion Wien bridge sine wave oscillator circuit

Sanhe DAF-98B fully automatic electronic drinking fountain circuit diagram

LT1044 negative voltage generator circuit diagram

Infrared receiving circuit

Asking I2C to read 24C02: I use I2C routine 5 (modified by Wanli)on Wanli board , but it cannot run in single step. It waits at while(!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED)); when running continuousl...; china315 stm32/stm8

Design of 5-and-a-half-digit digital voltmeter: Which AD conversion chip is best for designing a 5-bit digital voltmeter? How to control it with a single-chip microcomputer?...; ChanHHHH 51mcu

FPGA algorithm help: After learning some FPGA knowledge, I want to start working on algorithms. I want to know which is easier, using language programming or using DSP Builder to implement the algorithm? I learned Verilog...; yuechenping FPGA/CPLD

Looking for high-frequency head (electronic tuner) test software: Everyone, if you want to make a test software for a high-frequency head, or if you want to design a test software for a high-frequency head, please give me some advice. Thank you!...; 轩辕情伤 Test/Measurement

Why Can't EVC 4 Debug CE 5 Devices?: I installed EVC 4 + SP 4, CE 5 SDK, but the debug target in the debug options is only the simulator that comes with the CE5 SDK, but there is no DEVICE option. I don't know why? I also installed PPC 2...; batmanliufan Embedded System

DIY Tool Hunt: This is a DIY sub-section of EEWORLD website created at my request, which aims to help friends who like to do things find DIY tools, or DIY tools to complete certain tasks and work! I hope everyone ca...; DIAG DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components