531BA926M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BA926M000DGR

531BA926M000DGR: DescriptionLVDS Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA926M000DGR Overview

LVDS Output Clock Oscillator, 926MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA926M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	926 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram of a high-brightness and energy-saving LED lamp cup

Interface circuit c for automatic counting with electronic counter

Thermocouple Set Point Temperature Controller

A circuit for adjusting the AC voltage level using a Lili capacitance diode

Single tube delayed release relay circuit

Computer motherboard circuit diagram 430TX_29

JATG always reports an error at 80% when downloading jic files to Altera FPGA, and the device ID is inconsistent: [table=98%,rgb(222, 240, 251)] [tr][td]I made a board using cyclone10 FPGA. According to the datasheet, I can use JATG to download jic files to the configuration chip of altera FPGA (using M25P16), bu...; gushi123 Microcontroller MCU

Recruiting RTOS software engineers, if interested, please contact 13510557015: Job Responsibilities: 1. According to the development plan, be responsible for the development of intelligent AIOT product terminal software in the home furnishing direction (such as Gree), real estat...; chenlinfeng88 Recruitment

Show off the TBS1102 I bought during the promotion: A few days ago, a forum friend shared the news of a promotion at Tektronix's Tmall store. I bought it without hesitation and came to the forum to show it off.The box shows that it was recently produce...; zca123 Talking

Show off the ADuCM360 PCB -----The chip is provided by VOCO_2000 netizen: The sky is overcast, so the lighting is not good[[i] This post was last edited by dontium on 2013-3-30 13:14 [/i]]...; dontium ADI Reference Circuit

How many people in your school did Question F of the 2017 Electronic Competition?: Let’s discuss, is there a good chance of success if we participate?...; 普通的学生 Electronics Design Contest

What is the reason for the sudden reduction of tantalum capacitor at the power input end?: I recently used the LM2596 chip to draw a power module, 20V DC input, connected a 25V100uF tantalum filter capacitor at the input end, connected to the load, the total current of the circuit was about...; lym1210 Power technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components