BF020-24-G-B-0600-0300-N-D datasheet, PDF

BF020-24-G-B-0600-0300-N-D: DescriptionBoard Connector, 24 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator,; CategoryThe connector The connector; File Size211KB，1 Pages; ManufacturerGlobal Connector Technology; Environmental Compliance

Download Datasheet Parametric View All

BF020-24-G-B-0600-0300-N-D Overview

Board Connector, 24 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Solder Terminal, Black Insulator,

Parameter Name	Attribute value
Contact to complete cooperation	AU ON NI
Contact resistance	20 mΩ
insulator material	POLYAMIDE6T
Number of rows loaded	1
Rated current (signal)	2 A
Terminal pitch	2 mm
Connector type	BOARD CONNECTOR
Contact point gender	MALE
Installation method	STRAIGHT
Installation type	BOARD
PCB row number	1
Total number of contacts	24
contact mode	RECTANGULAR
Plug information	MULTIPAL MATING PARTS AVAILBLE
Mixed contacts	NO
Installation option 1	LOCKING
Number of connectors	ONE
PCB contact pattern	RECTANGULAR
Plating thickness	10u inch
Termination type	SOLDER
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact material	COPPER ALLOY
Contact style	RND PIN-SKT
Plug contact pitch	0.078 inch
Options	GENERAL PURPOSE
Dielectric withstand voltage	500VAC V
Filter function	NO
Insulation resistance	1000000000 Ω
JESD-609 code	e3
Guideline	UL
UL Flammability Code	94V-0
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Is it Rohs certified?	Yes
Country Of Origin	Mainland China
ECCN code	EAR99
Is Samacsys	N
YTEOL	8
Objectid	314349162
Reach Compliance Code	compliant
body width	0.078 inch
subject depth	0.078 inch
body length	1.89 inch
Terminal length	0.118 inch

Question about 74HC14 input pin: What is the maximum voltage of the 74HC14 input pin? I can't tell from the manual. There is a DUT device under test in the picture, but I don't know what its structure is like?...; ena MCU

How to calculate square root using CORDIC algorithm?: How to calculate square root using CORDIC algorithm?...; ssawee FPGA/CPLD

6678 Byte alignment issue during srio write operation: 6678 communicates with FPGA, FPGA acts as the srio initiator and operates SL2 of 6678. It is found that 6678 only supports writing 64-bit data. When FPGA writes 32-bit data, the data in SL2 will be mi...; Stephen DSP and ARM Processors

Research on Improved Algorithm of Bresenham Line Generation: [i=s] This post was last edited by paulhyde on 2014-9-15 09:21 [/i] Research on Improved Bresenham Generation Algorithm for Straight Lines...; tmstd Electronics Design Contest

MSP430FR2311 LaunchPad Development Kit: Main DocumentsMSP430FR2311 LaunchPad Development Kit (MSP-EXP430FR2311) User's Guide(PDF5436KB)2017年 8月 30日(英文內容)MSP-EXP430FR2311 software examples and design filesView all technical documents (35)des...; Aguilera Microcontroller MCU

Compilation Warnings: What is the reason for the following warning? clk is the input global clock. Warning: Found pins functioning as undefined clocks and/or memory enables Info: Assuming node "clk" is an undefined clock I...; 火箭_1991 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components