AS9C25256M2036L-250FI datasheet, PDF

Datasheet> All Categories > storage> storage> AS9C25256M2036L-250FI

AS9C25256M2036L-250FI: DescriptionDual-Port SRAM, 256KX36, 6.5ns, CMOS, PBGA208, FBGA-208; Categorystorage storage; File Size1MB，30 Pages; ManufacturerIntegrated Silicon Solution ( ISSI )

Download Datasheet Parametric View All

AS9C25256M2036L-250FI Overview

Dual-Port SRAM, 256KX36, 6.5ns, CMOS, PBGA208, FBGA-208

AS9C25256M2036L-250FI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	BGA
package instruction	LFBGA,
Contacts	208
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	6.5 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	S-PBGA-B208
JESD-609 code	e0
length	15 mm
memory density	9437184 bit
Memory IC Type	DUAL-PORT SRAM
memory width	36
Number of functions	1
Number of terminals	208
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

September 2004

Preliminary Information

AS9C25256M2036L

AS9C25128M2036L

2.5V 256/128K X 36 Synchronous Dual-port SRAM with 3.3V or 2.5V interface

Features

• True Dual-Port memory cells that allow simulta-

neous access of the same memory location

• Organisation: 262,144/131,072 x 36

[1]

• Fully Synchronous, independent operation on

both ports

• Selectable Pipeline or Flow-Through output

mode

• Fast clock speeds in Pipeline output mode: 250

MHz operation (18Gbps bandwidth)

• Fast clock to data access: 2.8ns for Pipeline out-

put mode

• Asynchronous output enable control

• Fast OE access times: 2.8ns

• Double Cycle Deselect (DCD) for Pipeline Out-

put Mode

• 18/17

[1]

-bit counter with Increment, Hold and

Repeat features on each port

• Dual Chip enables on both ports for easy depth

expansion

Note:

1. AS9C25256M2036L/AS9C25128M2036L

•

Interrupt and Collision Detection Features

2.5 V power supply for the core

LVTTL compatible, selectable 3.3V or

2.5V power supply for I/Os, addresses,

clock and control signals on each port

Snooze modes for each port for standby

operation

15mA typical standby current in power

down mode

Available in 256-pin Ball Grid Array

(BGA), 208-pin Plastic Quad Flatpack

(PQFP) and 208-pin fine pitch Ball Grid

Array (fpBGA)

Supports JTAG features compliant with

IEEE 1149.1

Selection guide

Feature

Minimum cycle time

Maximum Pipeline clock frequency

Maximum Pipeline clock access time

Maximum flow-through clock frequency

Maximum flow-through clock access time

Maximum operating current

Maximum snooze mode current

-250

250

2.8

150

6.5

TBD

-200

200

3.4

133

7.5

350

-166

166

3.6

100

300

-133

7.5

133

4.2

260

Units

MHz

9/30/04; v.1.3

Alliance Semiconductor

P. 1 of 30

AS9C25256M2036L

AS9C25128M2036L

General Description

The AS9C25256M2036L/AS9C25128M2036L is a high-speed CMOS 9/4.5-Mbit synchronous Dual-Port Static Random Access Memory

device, organized as 262,144/131,072 x 36 bits. It incorporates a selectable Flow-Through/Pipeline output feature for user flexibility. Clock-

to-data valid time is 2.8ns at 250 MHz for “Pipeline output” mode of operation.

Each port contains an 18/17 bit linear burst counter on the input address register that can loop through the whole address sequence. After

externally loading the counter with the initial address, it can be Incremented or Held for the next cycle. A new address can also be Loaded or

the “Previous Loaded” address can be re-accessed (Repeated) using counter controls (More description to follow). The Registers on control,

data, and address inputs provide minimal setup and hold times.

The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. A particular port can write

to a certain location while another port is reading from the same location, but the validity of read data is not guaranteed. However, the

reading port is informed about the possible collision through its collision alert signal. The result of writing to the same location by more than

one port at the same time is undefined.

The Asynchronous Output Enable input pin allows asynchronous disabling of output buffers at any given time. The Byte Enable inputs

allow individual byte read/write operations (refer Byte Control Truth Table). An automatic power down feature, controlled by CE0 and CE1,

permits the on-chip circuitry of each port to enter a very low standby power mode.

AS9C25256M2036L/AS9C25128M2036L can support an operating voltage of either 3.3V or 2.5V on either or both ports, which is

controlled by the OPT pins. The power supply for the core of the device (VDD) is at 2.5V. This device is available in 256-pin Ball Grid

Array (BGA), 208-pin fine pitch Ball Grid Array (fpBGA) and 208-pin Plastic Quad Flatpack (PQFP)

Address Counter

The AS9C25256M2036L/AS9C25128M2036L carries an internal 18/17 bit address counter for each port which can loop through the entire

memory array. The Address counter features are discussed below:

Load:

Any required external address can be loaded on to the counter. This feature is similar to normal address load in conventional

memories.

Increment:

The address counter has the capability to internally increment the address value, potentially covering the entire memory array.

Once the whole address space is completed, the counter will wrap around. The address counter is not initailized on Power-up, hence a known

location has to be loaded before Increment operation.

Hold:

The value of the counter register can be held for an unlimited number of clock cycles by de-asserting ADS, INC, and RPT inputs.

Repeat:

The previously loaded address (loaded using a valid Load operation) can be re-accessed by asserting RPT input. A separate 18/17

bit register called “Mirror register” is used to hold the last loaded address.This register is not initialized on Power-up, hence a known

location has to be loaded before Repeat operation (Refer Counter control truth table for details).

9/30/04, v.1.3

Alliance Semiconductor

P. 3 of 30

Recommended Resources

Multi-output DC regulated power supply circuit diagram of three-terminal regulator

Old 20W electronic ballast circuit diagram

Improved circuit of digital multimeter power supply

Thermocouple 10-bit serial I/O data acquisition system circuit

Simple electronic keyboard circuit

Regulated power supply using uA741

What is Wireless PLC?: The so-called PLC refers to programmable controller. PLC is widely used in the field of industrial control, and its convenience is self-evident to those who are slightly knowledgeable. The task of PLC...; data029@126.com Analog electronics

AD sampling accuracy techniques in DSP TMS320F2812 programming: The F2812 has an internal integrated ADC conversion module. This module is a 12-bit, pipelined analog-to-digital converter with a built-in dual sample-and-hold (S/H) and can select 16-channel inputs i...; fish001 DSP and ARM Processors

EEWORLD University Hall ----Embedded Systems and Experiments Xiamen University: Embedded Systems and Experiments Xiamen University : https://training.eeworld.com.cn/course/5444This course is a core basic course for the major of electronic information science and technology, and i...; Lemontree MCU

How to read WINCE's built-in database on PC?: As the title says. I am working on a project recently. I used the database that comes with WINCE to generate a .db file and stored it in an SD card. Now I want to take out the SD card and insert it in...; t63056 Embedded System

Debian application skyeye based on arm uclinux configuration solution help: I recently installed the latest version of Debian 5.0, which was originally intended for embedded simulation development. I know that Tsinghua University has the SkyEye simulation software developed b...; f14tomcat_2001 Linux and Android

Storage DDR SAMSUNG MICRON: Storage DDR SAMSUNG MICRON MT47H256M8EB-25E:CMT40A256M16GE-083EIT:BMT41K64M16TW-107:JMT41K128M16JT-125:KMT41K128M16JT-125 IT:KMT41K256M8DA-125IT:KMT41K256M16TW-107:PMT41K512M8DA-107IT:P K4E6E304EB-EGC...; 深圳市嘉伟亿科技-邹S MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components