EEWORLDEEWORLDEEWORLD

Part Number

Search

222258215734

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0068uF, 1210,
CategoryPassive components    capacitor   
File Size1MB,20 Pages
ManufacturerYAGEO
Websitehttp://www.yageo.com/
Environmental Compliance
Download Datasheet Parametric View All

222258215734 Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0068uF, 1210,

222258215734 Parametric

Parameter NameAttribute value
JESD-609 codee3
Package formSMT
method of packingTR, Blister, 7 Inch
surface mountYES
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Temperature Coefficient15% ppm/°C
Is it Rohs certified?Yes
YTEOL0
Objectid747744791
package instruction, 1210
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Capacitor typeCERAMIC CAPACITOR
multi-layerYes
positive tolerance20%
Rated (DC) voltage (URdc)50 V
size code1210
Temperature characteristic codeX7R
capacitance0.0068 µF
dielectric materialsCERAMIC
Installation featuresSURFACE MOUNT
negative tolerance20%
high0.85 mm
length3.2 mm
width2.5 mm
DATA SHEET
SURFACE-MOUNT CERAMIC
MULTILAYER CAPACITORS
General Purpose & High Capacitance
Class 2, X7R
6.3 V TO 50 V
100 pF to 22 µF
RoHS compliant & Halogen Free
Product Specification – February 27, 2013 V.9
[Challenging SATA RAID Driver] Is there any expert who is familiar with Intel RAIDAHCI Software - How is Intel Matrix Storage Manager implemented?
Question: (1) Where can I find authoritative Raid information? For example, Intel RAID implementation and code, etc. (2) RAID code documentation under Linux, etc. (3) ASUS has launched RAID drivers an...
lvyiyong Embedded System
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 658  2496  1052  2722  2505  14  51  22  55  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号