EEWORLDEEWORLDEEWORLD

Part Number

Search

1812-154M

Description
General Purpose Inductor, 150uH, 20%, 1 Element, Ferrite-Core, SMD,
CategoryPassive components    inductor   
File Size148KB,2 Pages
ManufacturerAPI Delevan
Websitehttp://www.delevan.com/
Download Datasheet Parametric View All

1812-154M Overview

General Purpose Inductor, 150uH, 20%, 1 Element, Ferrite-Core, SMD,

1812-154M Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompli
ECCN codeEAR99
core materialFERRITE
DC Resistance9 Ω
Nominal inductance(L)150 µH
Inductor ApplicationsRF INDUCTOR
Inductor typeGENERAL PURPOSE INDUCTOR
JESD-609 codee0
Number of functions1
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Minimum quality factor (at nominal inductance)40
Maximum rated current0.149 A
Shape/Size DescriptionRECTANGULAR PACKAGE
shieldNO
surface mountYES
Terminal surfaceTin/Lead (Sn/Pb)
Terminal locationDUAL ENDED
Terminal shapeJ BEND
Test frequency0.79 MHz
Tolerance20%
Base Number Matches1
Anyone who has worked in Freescale's electromagnetics group can help me?
[i=s] This post was last edited by paulhyde on 2014-9-15 03:38 [/i] The test for question K in the national competition is very similar to Freescale's electromagnetic test. I hope the experts can give...
qq380590456 Electronics Design Contest
A problem I found when installing modelsim-altera6.6d today
It is probably caused by Chinese language support. The problem is described as follows: After the installation, the desktop shortcut is automatically generated. When you open modelsim and want to clos...
longhaozheng FPGA/CPLD
What is the salary of an electronic engineer?
This survey is only for electronic engineers. Let's see how your boss treats your colleagues in the same industry. Let's talk about it....
ningxi LED Zone
DFT/IDFT Reference Design
IntroductionThe DFT reference design performs a discrete Fourier transform (DFT) or an inverse DFT (IDFT) of a complex input sequence and produces a complex output sequence. The reference design perfo...
xiaoxin1 FPGA/CPLD
Has anyone used adders and FIFOs to implement accumulators?
I use a floating point adder IP core and FIFO to implement the accumulator operation. Because the adder has a delay, the value read from the fifo and the input value do not arrive at the two ends of t...
huangfujing FPGA/CPLD
The latest practical classic circuit examples for electrical engineers
The latest practical classic circuit examples for electrical engineers...
wangwei20060608 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 775  249  1271  289  631  16  6  26  13  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号