EEWORLDEEWORLDEEWORLD

Part Number

Search

530RA236M000DG

Description
LVPECL Output Clock Oscillator, 236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530RA236M000DG Overview

LVPECL Output Clock Oscillator, 236MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RA236M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency236 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Spartan6 FPGA MIG driver DDR3 error?
Title: Does the Spartan6 FPGA MIG driver have regular errors on the DQ13 data line of DDR3? [/font][/align][align=left]Problem description: [/align][align=left]1. When I was debugging DDR3, I used a M...
zhangyibing1986 FPGA/CPLD
Tips for optimizing intrinsic functions in C2000ccs
Convert 16-bit to 32-bit operations, use intrinsic functions, use const, etc. 1. Source code: Word32 L_mpy_ll(Word32 L_var1, Word32 L_var2) { double aReg; Word32 lvar; /* (unsigned)low1 * (unsigned)lo...
Jacktang Microcontroller MCU
How to use the on-chip temperature sensor of TI DSP28027 to collect chip temperature
I need to collect the temperature of 28027. I know that 28027 has its own on-chip temperature sensor, so I need help from you and ask how to use it! I am a novice and hope you can give me some advice!...
禾田老稻 DSP and ARM Processors
ARM LCD control register problem
According to the timing requirements, we set the VM/VDEN signal as the ENAB signal of the LCD, and the VCLK signal as the NCLK signal of the LCD. To obtain the appropriate VM and VCLK waveforms, we mu...
woaini52109 ARM Technology
[Lattice technical problem] ISPlever calls RAM, but errors occur anyway
A dual-port RAM was generated using the IP core. RAM_DP calls RAM_DP in another module PPC_RAM and instantiates it as U1 . The generated test file template is used as the test file. The above problem ...
eeleader FPGA/CPLD
The operating voltage of the microcontroller is required to be between 4.5V and 5.5V. Let's discuss the control method.
The operating voltage of the microcontroller is required to be between 4.5V and 5.5V. If it exceeds this range, the microcontroller will stop working. We can use hardware to solve this problem. Let's ...
wuyongming MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 928  2214  2198  1813  835  19  45  37  17  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号