EEWORLDEEWORLDEEWORLD

Part Number

Search

51720-11006404ABLF

Description
Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle
CategoryThe connector    The connector   
File Size272KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51720-11006404ABLF Overview

Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle

51720-11006404ABLF Parametric

Parameter NameAttribute value
Termination typeSOLDER
Contact materialCOPPER ALLOY
Mixed contactsYES
Installation option 1LOCKING
Number of connectorsONE
Plating thickness30u inch
Contact completed and terminatedTIN OVER NICKEL
Contact styleHYBRID
Plug contact pitch0.1 inch
Dielectric withstand voltage2500VDC V
Filter functionNO
maximum insertion force.973 N
Insulation resistance10000000000 Ω
Evacuation force-minimum value.17792 N
Maximum operating temperature105 °C
Minimum operating temperature-20 °C
GuidelineUL
Is it Rohs certified?Yes
Objectid309060241
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
YTEOL9
body width0.574 inch
subject depth0.93 inch
body length5.75 inch
Terminal length0.135 inch
Contact point genderFEMALE
Durability200 Cycles
Installation methodRIGHT ANGLE
Number of rows loaded4
Total number of contacts78
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact resistance2 mΩ
insulator materialGLASS FILLED POLYETHYLENE
Installation typeBOARD
PDM: Rev:P
STATUS:
Released
Printed: Dec 20, 2010
.
I want to send the image displayed on host A to host B. Is there any more efficient way besides screen capture?
As the title says, I have been trying for many days but have not found a better solution. I want to consider the underlying driver, but I don't know how to do it and I don't have any driver foundation...
pka1987 Embedded System
【Low Power】Download articles related to Xilinx's FPGA low power consumption (Part 4)
These are some of my papers on Xilinx FPGA. I upload them to share with you! Please support me! I will upload them in batches to facilitate everyone's selective communication and downloading![[i]This ...
jjkwz FPGA/CPLD
Design of digital DC voltage source based on single chip microcomputer principle.
The output voltage range is required to be 0V~9.9V, the ripple is not greater than 10mV, the step is 0.1v, the output current is greater than 500mA, the output initial value can be preset, and the out...
小小马甲小号 51mcu
04 External interrupt and timer PWM
Related articles : 【GD32L233C-START Review】03 LED Operation and General Timing Function Preface We continue to understand the functions of the MCU based on the resources that come with the board. This...
秦天qintian0303 GD32 MCU
KBDHID keyboard layout customization issue (USAGE-TO-SCANCODE)
There are 3 arrays of type USAGE-TO-SCANCODE in the kbdhid.cpp file. I don't know what the order is based on. Please give me some advice....
wapoor Embedded System
A brief discussion on the "disadvantages and advantages" of PCB copper plating
[p=30, 2, left]Copper plating is an important part of PCB design. Both domestic Qingyuefeng PCB design software and some foreign Protel and PowerPCB provide intelligent copper plating functions. So ho...
rain_noise Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 196  2285  904  2560  1274  4  46  19  52  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号