822070-4 datasheet, PDF - EEWORLD Datasheet

822070-4: DescriptionPLCC68, IC SOCKET; CategoryThe connector socket; File Size373KB，3 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

822070-4 Overview

PLCC68, IC SOCKET

Parameter Name	Attribute value
YTEOL	0
Objectid	1274892103
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
Device slot type	IC SOCKET
Type of equipment used	PLCC68
Dielectric withstand voltage	600VAC V
Insulation resistance	10000000000 Ω
Other features	STANDARD: UL 94V-0, LOW PROFILE
body width	1.2 inch
subject depth	0.185 inch
body length	1.2 inch
Installation method	STRAIGHT
Contact structure	17X17
Contact to complete cooperation	TIN LEAD (200) OVER NICKEL (50)
Contact completed and terminated	TIN LEAD (200) OVER NICKEL (50)
Contact style	BELLOWED TYPE
Shell material	POLYPHENYLENE SULFIDE
Contact material	P-CUSN
current rating	1 A
Number of contacts	68
JESD-609 code	e0
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

ADC0809 A/D converter basic application technology: [b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...; 呱呱 DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components