EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATFB16.128/22.368

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerDiodes Incorporated
Download Datasheet Parametric View All

PT7V4050TATFB16.128/22.368 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATFB16.128/22.368 Parametric

Parameter NameAttribute value
JESD-30 codeR-PDIP-T16
length20.32 mm
width7.62 mm
Number of functions1
Maximum supply current (Isup)60 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Number of terminals16
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDIP16,.3
Package shapeRECTANGULAR
encapsulated codeDIP
Package formIN-LINE
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
YTEOL0
Objectid4000521718
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
Is SamacsysN
Analog Integrated Circuits - Other TypesPLL FREQUENCY SYNTHESIZER
Nominal supply voltage (Vsup)5 V
surface mountNO
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
ucos QQ chat group: 218803476
ucos QQ exchange group: 218803476 for everyone to communicate and learn...
单片机小生 Real-time operating system RTOS
Regarding the issue of c-cpy watch!
Is the bold text in the watch window the last number?Is the red one the current number?Thanks, prawns!...
srong Microcontroller MCU
EEWORLD University ---- Introduction to Battery Management
Introduction to battery management : https://training.eeworld.com.cn/course/295In this course, you will learn the basics of battery chemistry and how different factors affect battery capacity and heal...
chenyy Power technology
Experience that e-sports players should have
ICECUT After 2 years, I finally want to write something for the 2009 students. Because you will have 72 hours to complete this competition in September this year. Success means a lot to you. 1. Many p...
小瑞 Electronics Design Contest
Getting Started with STM32 in One Day
To master STM32, you only need the following three tools: "STM32 Chinese Reference Manual" and "CM3 Authoritative Guide CnR2" firmware library. Why do you only need these three official documents? Ple...
slytton stm32/stm8
Q&A: AMP03 internal op amp gain question
AMP03 is a unit-gain differential amplifier, so what is the internal amplifier gain? I just want to know the amplifier in the film. Official information: [url]http://www.analog.com/zh/specialty-amplif...
sacq ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2675  1086  299  1544  1797  54  22  7  32  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号